

Digital for ISRO

Expected Questions from
Digital

By Sanjay Sir



ABOUT ME

- ❖ **Teaching Experience: 21+ Years**
- ❖ **Achievements:**
 - AIR-16 (ESE 2005), AIR-21 (ESE 2008)
 - Mentored More Than 1,00,000+ Students
- ❖ **Area of Expertise:** Network Theory, Digital Circuits, Control Systems, EDC, Analog Circuits, Advanced Electronics



SANJAY RATHI

GATE 2024

BYJU'S PREMIERE LEAGUE (BPL)

EE/EC/CS
YouTube + App Series

Starting Soon

Learn with BYJU'S Exam Prep
with Top Faculties to Get Top Rank





How to ace **GATE** in 8 Months?

FREE • LIVE INTERACTIVE
WORKSHOP

LIVE on



20th June




7:30 PM



Rakesh Talreja

M.Tech from IISc Bangalore, AIR-9 In GATE

12+ Years of Experience



Q. In the circuit shown, Q_1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If V_{cc} is +5 V, X and Y are digital signals with 0 V as logic 0 and V_{cc} as logic 1, the Boolean expression for Z is

A. XY



☒ B. $X'Y$

C. XY'

D. $(XY)'$


Ans:

Expected Questions From Digital ISRO



X	Y	Q ₁	D	Z
0	0	off	on	0
0	1	off	off	1
1	0	on	on	0
1	1	on	off	0

$$Z = \overline{X} Y$$



$$\begin{array}{r}
 11101 \\
 - 11011 \\
 \hline
 00010
 \end{array}$$

Handwritten calculation showing the subtraction of 11011_2 from 11101_2 using the 1's complement method. The result is 00010 .

Q. Which one of the following is the correct answer when 11011_2 is subtracted from 11101_2 by using the 1's complement method?

A. 01001

B. 10001

C. 00011

D. 00010

$$\begin{array}{r}
 11101 \\
 - 11011 \\
 \hline
 00010
 \end{array}$$

Analog $B < A$
11:00 AM

Quiz $\rightarrow$ N/w Dir

Quiz $\rightarrow$ ~~#~~
Analog

Q. X_3
 $\begin{array}{r} 3 \\ \hline 0011 \end{array} + 3$
 $\begin{array}{r} 0000 \\ \hline 0011 \end{array} + 3$

-3 0011 -3
 -3 1101

$\begin{array}{r} 00000000 \\ \hline 11111101 \end{array}$

Q. A number in 4-bit two's complement representation is $X_3X_2X_1X_0$. This number when stored using 8-bits will be


- A. 0000 $X_3X_2X_1X_0$
- B. 1111 $X_3X_2X_1X_0$
- ✓ C. $X_3X_3X_3X_3$ $X_3X_2X_1X_0$
- D. $X_3'X_3'X_3'X_3'$ $X_3X_2X_1X_0$

4 bit $a_3 a_2 a_1 a_0$ N


$a_3 a_3 a_3 a_2 a_1 a_0$ N

$a_3 a_3 a_2 a_1 a_0 0$

Q. A number N is stored in a 4-bit 2's complement representation as



It is copied into a 6-bit register and after a few operations, the final bit pattern is



The value of this bit pattern in 2's complement representation is given in terms of the original number N as

- A. $32a_3 + 2N + 1$
- B. $32a_3 - 2N - 1$
- C. $2N - 1$
- ☒ D. $2N + 1$

$$\underline{\underline{0011}} \quad N$$

$$3 \quad 000011 \quad N$$

$$6 \quad \underline{000110} \quad 2N$$

+

1

$$000111 \quad \underline{\underline{2N+1}}$$

$$0100 \quad 4$$


$$1000 \quad 8$$

$$10000 \quad 16$$

$$100000 \quad 32$$

FA HA FS HS
MCQ.

Q. A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be _____.





$$\tau_{\text{delay}} = (n-1)\tau_c + \max[\tau_c, \tau_s]$$

$$= (16-1) \times 12 + \max[12, 15]$$

$$= 15 \times 12 + 15$$

$$= 180 + 15$$

$$= \underline{\underline{195 \text{ nsec}}}$$

$$A = A_3 A_2 A_1 A_0$$

$$B = \underline{B_3 B_2 B_1 B_0}$$

$$2^{2n} = 2^{2 \times 4} = \underline{\underline{256}}$$

$$(A=B) = \underline{2^n = 2^4}$$

$$(A>B) \text{ OR } (A<B) = \frac{2^{2n} - 2^n}{2} = \frac{2^8 - 2^4}{2} = \frac{240}{2} = \underline{\underline{120}}$$

Q. If A and B are 4 bit Binary numbers given to a 4 bit comparator, then the number of combinations for which $A > B$ is _____.

~~A. 120~~

B. 160

C. 116

D. 140

*magnitude
comparator*

A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0
0	0	0	0	0	0	1	1
0	0	0	1	0	0	0	0
0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0
0	0	0	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
1	0	0	1	0	0	1	1
1	1	0	0	0	0	0	0

1101
1110
1111

$A_3 A_2 A_1 A_0$ $B_3 B_2 B_1 B_0$
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1

0
255

$$2^h = 2^4 = 16$$

$(A > B)$ OR $(A < B)$

$$2^{2h} = 2^{2 \times 2} = 16$$

$A > B$

0000	0
0001	0
0010	0
0011	0
0100	0
0101	1
0110	1
0111	1
1000	1
1001	1
1010	X
1011	X
1100	X
1101	X
1110	X
1111	X

Q. A circuit outputs a digit in the form of 4 bits. 0 is represented by 0000, 1 by 0001,...9 by 1001. A combinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit ≥ 5 , and 0 otherwise. If only AND, OR and NOT gates may be used, what is the minimum number of gates required?

A. 2

☒ B. 3


C. 4


D. 5

	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}B$	4	5	7	6
AB	12	13	15	14
$A\bar{B}$	8	9	11	10

$$A + BD + BC$$

$$A + B[C + D]$$





Q. For the circuit shown in the following figure, $I_0 - I_3$ are inputs to the 4 : 1 multiplexer. R(MSB) and S are control bits. The output Z can be represented by

- A. $PQ + PQ'S + Q'R'S'$
- B. $PQ' + PQR' + P'Q'S'$
- C. $PQ'R' + P'QR + PQRS + Q'R'S'$
- D. $PQR' + PQRS' + PQ'R'S + Q'R'S'$

$$F = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$F = \bar{R} \bar{S} [P + \bar{Q}] + \bar{R} S P + R \bar{S} P Q + R S P$$

$$F = \bar{R} \bar{S} P + \bar{R} \bar{S} \bar{Q} + \bar{R} S P + R \bar{S} P Q + R S P$$

	$\overline{P}\overline{Q}$	$\overline{P}Q$	PQ	$P\overline{Q}$
$\overline{R}\overline{S}$	1		1	1
$\overline{R}S$			1	1
RS			1	1
$R\overline{S}$			1	


$$F = PQ + \overline{R}\overline{S}\overline{Q} + P\overline{Q}S$$

Q. Consider a multiplexer with X and Y as data inputs and Z as control input. $Z = 0$ selects input X, and $Z = 1$ selects input Y. What are the connections required to realize the 2-variable Boolean function $f = T + R$, without using any additional hardware ?

- A. R to X, 1 to Y, T to Z
- B. T to X, R to Y, T to Z
- C. T to X, R to Y, 0 to Z
- D. R to X, 0 to Y, T to Z

How?

[GATE CS -2014]



Q. Consider the following multiplexer where I_0, I_1, I_2, I_3 are four data input lines selected by two address line combinations $A_1A_0 = 00, 01, 10, 11$ respectively and f is the output of the multiplexer. EN is the enable input.

The function $f(x, y, z)$ implemented by the above circuit is

- A. xyz'
- B. $xy + z$
- C. $x + z$
- D. None of these

x	y	z	A_1	A_0	$\overline{EN} = \overline{z}$	f
0	0	0	0	0	1	0
0	0	1	0	1	0	0
0	1	0	1	0	1	0
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	1	0	1	0	0
1	1	0	1	0	1	0
1	1	1	1	1	0	0

xyz'


H.W.

Q. Consider the following statements regarding registers and latches:

1. Registers are made of edge - triggered FFs, whereas latches are made from level-triggered FFs.
2. Registers are temporary storage devices whereas latches are not.
3. A latch employs cross-coupled feedback connections.
4. A register stores a binary word whereas a latch does not.

Which of the statements given above are correct?

- A. 1 and 2 B. 1 and 3 C. 2 and 3 D. 3 and 4



Q. A three – bit – shift register is shown in the given figure,

To have the content '000' again, the number of clock pulses required would be

- A. 3
- B. 6
- C. 8
- D. 16

H.W.

- Q. Consider the following statements:
1. When two unsigned numbers are added, an overflow is detected from the carry into the most significant position.
 2. An overflow does not occur if the two numbers added are both negative.
 3. If the carry into the sign bit position and carry out of the sign bit position are not equal, an overflow condition is produced.
- Which of the above statements is/are correct?
- A. 1, 2 and 3
 - B. 1 only
 - C. 2 only
 - D. 3 only

H.W.

11:00 Am
Analog



DOWNLOAD NOW

