

Unit-2 Combinational Circuit






fig. Combinational ckt

Combinational ckt is a circuit made up of combination of logic gate. In combinational ckt the o/p at any time depend on present i/p.

* Multiplexer





Total Cable required for $\pm$ to $\pm$ $\times$ mission = 400 km



Only 100 km Cable Req.

1) 2×1 Mux ($2:1$ Mux)

2 line to 1 line Mux



S	Y
0	I_0
1	I_1

$$Y = \bar{S} I_0 + S I_1$$

Check:- $S=0$


$$Y = 1 \cdot I_0 + 0 I_1$$

$$Y = I_0$$

$S=1$

$$Y = 0 I_0 + 1 I_1$$

$$= I_1$$



Logicckt of $2:1$ Mux


Multiplexer :- It is a Combinational ckt which accepts data through multiple i/p line and passes o/p through single output line. The Routing of Multiple i/p data into single o/p line is done with the help of extra i/p line called as Selection line.

Selection Line $S = \log_2(n)$: n no of i/p

$$S = \log_2(n)$$

$$n = 2^S$$

4x1 MUX



Table

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Equation :-

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$





fig. 4x1 MUX logic diagram

8x1 MUX




S_0 always
LSB

Table					S_2	S_1	S_0	Y
S_2	S_1	S_0	Y					
0	0	0	I_0		1	0	0	I_4
0	0	1	I_1		1	0	1	I_5
0	1	0	I_2		1	1	0	I_6
0	1	1	I_3		1	1	1	I_7

$$Y = \overline{S_2} \overline{S_1} \overline{S_0} I_0 + \overline{S_2} \overline{S_1} S_0 I_1 + \overline{S_2} S_1 \overline{S_0} I_2 + \overline{S_2} S_1 S_0 I_3 + S_2 \overline{S_1} \overline{S_0} I_4 + S_2 \overline{S_1} S_0 I_5 + S_2 S_1 \overline{S_0} I_6 + S_2 S_1 S_0 I_7$$

Que.


find o/p of given MUX



$$Y = \overline{A} \overline{B} 0 + \overline{A} B C + A \overline{B} \overline{C} + A B$$


$$Y = A B + \overline{A} B C + A \overline{B} \overline{C}$$

in std sop $Y_{\text{std sop}} = A B \overline{C} + A B C + \overline{A} B C + A \overline{B} \overline{C}$



$$Y = A \overline{C} + B C$$

Que.



$$Y = B C + A \overline{C}$$

$$\begin{aligned} \text{So) } \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 &= BC + \bar{A}C \\ \bar{A} \bar{B} I_0 + \bar{A} B I_1 + A \bar{B} I_2 + A B I_3 &= BC + \bar{A}C \end{aligned} \quad \text{--- (1)}$$

$$Y = BC + \bar{A}C$$

$$Y = \bar{A}BC + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C}$$

$$Y = \bar{A}BC + \bar{A}B\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + \bar{A}\bar{B} \cdot 0$$

$$Y = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + \bar{A}\bar{B} \cdot 0 \quad \text{--- (2)}$$

Compare eq (1) & (2)

$$I_3 = 1$$

$$I_2 = \bar{C}$$


$$I_0 = 0$$

$$I_1 = C$$

Obtaining O/P is called designing
getting O/P is called Analysis

Que. Design following function using 2:1 Mux

① NOT $Y = \bar{A}$




$$Y = \bar{S} I_0 + S I_1$$

$$Y = \bar{A} I_0 + A I_1$$

$$I_0 = 1, I_1 = 0$$

$$Y = \bar{A} \quad //$$

2. AND $Y = A \cdot B$



$$Y = \bar{S} I_0 + S I_1$$

$$Y = \bar{A} I_0 + A I_1$$

$$Y = A B + \bar{A} \cdot 0$$

$$Y = A B$$

$$I_1 = B$$

$$I_0 = 0 \quad //$$

3. OR $Y = A + B$

$$Y = I_0 \bar{A} + I_1 A$$

~~$Y = I_0 \bar{A} + I_1 A + A \cdot 0$~~

~~$$Y = I_0 \bar{A} + I_1 A + A \cdot 0$$~~

~~$$I_0 = I_1 = B$$~~

~~$$Y = I_0 \bar{A} + I_1 A$$~~

on Comp.

$$I_0 = B \quad I_1 = 1$$

$$\begin{aligned} Y &= A + B(A + \bar{A}) \\ &= A + AB + \bar{A}B \\ &= A(1+B) + \bar{A}B \\ &= A \cdot 1 + \bar{A}B \end{aligned}$$

★

$$A + B = A + \bar{A}B$$

note: 2to1 MUX is also a Universal ckt

4) NOR gate

$$Y = \overline{A+B}$$

$$Y = \bar{A} \cdot \bar{B}$$

Take: $S = A$

$$Y = \bar{S} \cdot I_0 + S I_1$$

$$Y = \bar{A} I_0 + A I_1$$

$$Y = \bar{A} \bar{B} + A \cdot 0$$

on Comp.

$$\bar{B} = I_0$$

$$I_1 = 0 \quad //$$

5)

$$Y = \bar{A} \cdot \bar{B}$$

$$Y = \bar{A} + \bar{B}$$

OR

$$Y = \bar{A} + \bar{B}$$

$$= \bar{A} \cdot 1 + \bar{A} \bar{B} + A \bar{B}$$

$$= \bar{A} + A \bar{B}$$

$$= \bar{A} (1 + \bar{B}) + A \bar{B}$$

$$= \bar{A} \cdot 1 + A \bar{B}$$

$$I_0 = 1 \quad I_1 = \bar{B}$$

6)


$$Y = A \oplus B = \bar{A} B + A \bar{B}$$

$$I_0 = B \quad I_1 = \bar{B}$$

7)

$$Y = A \odot B = \bar{A} \bar{B} + A B$$


$$I_0 = \bar{B} \quad I_1 = B$$



Que 1 What are the Minimum number of 2×1 Mux required to generate a two i/p AND gate and a two input EXOR gate

Sol for two i/p AND gate
only 1 2×1 Mux Req


for two i/p EXOR gate = 2 2×1 Mux



Ans. 1 & 2 //

Que. Design using 4×1 Mux

1) $Y = A \oplus B$
 $Y = \bar{A}B + A\bar{B}$



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$= \bar{A} \bar{B} I_0 + \bar{A} B I_1 + A \bar{B} I_2 + A B I_3$$

On Compar.

$$I_0 = 0$$

$$I_3 = 0$$

$$I_1 = 1$$

$$I_2 = 1$$

$$11) \quad Y = \overline{A \cdot B}$$

$$\text{Std. eqn} \quad Y = \overline{A} \overline{B} I_0 + \overline{A} B I_1 + A \overline{B} I_2 + A B I_3$$

$$Y = \overline{A} + \overline{B}$$

$$= \overline{A} B + \overline{A} \overline{B} + \overline{A} \overline{B} + A \overline{B}$$

$$= \overline{A} \overline{B} + \overline{A} B + A \overline{B} + A B \cdot 0$$

on Comp.


$$I_0 = 1$$

$$I_1 = 1$$

$$I_2 = 1$$


$$I_3 = 0 \quad //$$

$$111) \quad Y = \overline{A + B}$$



Imp pts.


1. With a 2×1 Mux, we can design. Some but not all functions of 2 variable




2. with 2×1 Mux and 1 Inverter we can design all the function of two Variable.

3. with 4×1 MUX we can design all the function of two Variables


4. with 4×1 Mux we cannot design all the function of three Variable. only some function can be designed



5. With 4×1 Mux and Inverter we can design all the function of three Variable



6. with 8×1 Mux we can design all the function of 3 Variable




Q4e. Without any additional Circuitry an 8×1 Mux can be used to obtain

- i) Some but not all Boolean function.
- ii) All function of three Var. but none of four Variable.
- iii) All function of three Var and Some but not all of four Variable.
- iv) All function of four Variable.

Q4e. Suppose only one Mux and one Inverter are allowed to be used to implement any Boolean function of n Variable. what is min. size of Mux need

- A) 2^n line to 1 line
- B) 2^{n+1} line to 1 line
- c) 2^{n-1} line to 1 line
- d) 2^{n-2} line to 1 line

Q4e.* And o/p in SOP (Minterm no. form)



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

from chart


$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$Y = \bar{A} \bar{B} \cdot 0 + \bar{A} B + A \bar{B} \bar{C} + A B C$$

$$Y = \bar{A} B + A \bar{B} \bar{C} + A B C$$

$$\Sigma m(2, 3, 4, 7) //$$

$\left\{ \begin{array}{l} I_0 \text{ will always} \\ \text{multiplied by} \\ \bar{S}_0 \bar{S}_1 \\ \text{Position will} \\ \text{not change} \\ \text{its value} \end{array} \right\}$



$$> \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$


$$> A \bar{B} \bar{C} + \bar{A} B + A B C$$

$$\Sigma m(BCA, \bar{B} \bar{C} A, B \bar{C} \bar{A}, B C \bar{A})$$

$$\Sigma m(7, 1, 4, 6)$$

$$= \Sigma m(1, 4, 6, 7) //$$

③



Sol


$$f = \overline{B}\overline{A} \cdot 0 + \overline{B}A + B\overline{A}C + BA\overline{C}$$

$$= \overline{B}A + B\overline{A}C + BA\overline{C}$$

$$= \overline{B}CA + \overline{B}\overline{C}A + B\overline{A}C + BA\overline{C}$$

$$\Sigma m(3, 1, 5, 6) = \Sigma m(1, 3, 5, 6) //$$

Q4.



A) $\overline{X}\overline{Y}\overline{Z} + XY + \overline{Y}Z$

B) $\overline{X}Y\overline{Z}$


Sol $y' = \bar{x}y + x \cdot 0$

$y' = \bar{x}y$

$\overline{\bar{x}y} = x + \bar{y}$

$y = \bar{z} \bar{x}y + z(x + \bar{y})$
 $= \bar{x}y\bar{z} + xz + z\bar{y} //$

Que2



$y' = \bar{A}B + A\bar{B}$

$x = \overline{\bar{A}B + A\bar{B}} \cdot C + (\bar{A}B + A\bar{B})\bar{C}$


$\Rightarrow (\overline{\bar{A}B} \cdot \overline{A\bar{B}})C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

$\Rightarrow (\bar{A} + \bar{B} \cdot \bar{A} + B)C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

$\Rightarrow \bar{A}BC + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} //$

$\Rightarrow$

Que.



find Z

Sol $Z = \bar{R}\bar{S}(P+Q) + \bar{R}SP + R\bar{S}(PQ) + RSP$

$$= PQ\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S} + \bar{P}\bar{Q}\bar{R}\bar{S} + P\bar{Q}\bar{R}\bar{S}$$

$$+ P\bar{Q}\bar{R}S + P\bar{Q}RS + PQR\bar{S} + PQR S$$


	RS	$\bar{R}\bar{S}$	$\bar{R}S$	RS	$\bar{R}\bar{S}$
PQ	1				
$\bar{P}\bar{Q}$					
$\bar{P}Q$					
PQ	1	1	1	1	
$P\bar{Q}$	1	1	1		

$$Z = PQ + PS + \bar{Q}\bar{R}\bar{S}$$

Que. Design $F(A, B, C) = \sum m(1, 2, 4, 6, 7)$ using 4×1 MUX

- i) Using B (msb) and C as Selection line
- ii) Using A (msb) & B as Selection line
- iii) Using C (msb) & A as Selection line

Sol i)



$$f(A, B, C) =$$

$$\begin{aligned} & \bar{A} \bar{B} C + \bar{A} B \bar{C} \\ & + A \bar{B} \bar{C} + \\ & A B C + A B \bar{C} \end{aligned}$$

$$F = \bar{B} \bar{C} I_0 + \bar{B} C I_1 + B \bar{C} I_2 + B C I_3$$

$$= I_1 \bar{B} C + I_2 B \bar{C} + I_0 \bar{B} \bar{C} + I_3 B C$$

on comparing (1) & (2)

$$I_0 = \bar{A}$$

$$I_1 = A$$

$$I_2 = \bar{A}$$

$$I_3 = A //$$

By Tabulation Method

$I_s \Leftarrow$

	I_0 $\overline{B}\overline{C}$	I_1 $\overline{B}C$	I_2 $B\overline{C}$	I_3 BC
$A=0$	0	(1)	(2)	(3)
$A=1$	(4)	5	(6)	(7)

$\Rightarrow$ Selection Variable

$A \quad \overline{A} \quad A+\overline{A} = 1 \quad A$

$$I_0 = \overline{A}$$

$$I_1 = \overline{A}$$

$$I_2 = 1$$

$$I_3 = A$$

//

ii)

	I_0 $\overline{A}\overline{B}$	I_1 $\overline{A}B$	I_2 $A\overline{B}$	I_3 AB
$C=0$	0	(2)	(4)	(6)
$C=1$	(1)	3	5	(7)

$C \quad \overline{C} \quad \overline{C} \quad 1$

iii)

	I_0 $\overline{C}\overline{A}$	I_1 $\overline{C}A$	I_2 $C\overline{A}$	I_3 CA
$\overline{B} \quad 0$	0	(2)	(4)	(6) $\times 5$
$B \quad 1$	(1)	(6)	3	(7)


$B \quad \overline{B} \quad \overline{B} \quad B$

$$I_0 = \overline{B}$$

$$I_1 = 1$$

$$I_2 = \overline{B}$$

$$I_3 = B$$



Que. $F(A, B, c, d) = \sum m(0, 3, 4, 5, 7, 8, 10, 12, 14, 15)$

- i) Using 8x1 Mux and
B (MSB) c & d (LSB) as Selection line
- ii) A (MSB) , c & B (LSB) as Selection line

Sol

i)

	000 I_0 $\bar{B}\bar{c}\bar{d}$	001 I_1 $\bar{B}\bar{c}d$	010 I_2 $\bar{B}c\bar{d}$	011 I_3 $\bar{B}cd$	100 I_4 $B\bar{c}\bar{d}$	101 I_5 $B\bar{c}d$	110 I_6 $Bc\bar{d}$	111 I_7 Bcd
A=0	(0)	1	2	(3)	(4)	(5)	6	(7)
A=1	(8)	9	(10)	11	(12)	13	(14)	(15)

1	0	A	$\bar{A}$	1	$\bar{A}$	A	1
I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7

ii)

	000 I_0 $\bar{A}\bar{c}\bar{B}$	001 I_1 $\bar{A}\bar{c}B$	010 I_2 $\bar{A}c\bar{B}$	011 I_3 $\bar{A}cB$	100 I_4 $A\bar{c}\bar{B}$	101 I_5 $A\bar{c}B$	110 I_6 $Ac\bar{B}$	111 I_7 AcB
A=0	(0)	(4)	2	6	(8)	(12)	(10)	(14)
A=1	1	(5)	(3)	(7)	9	(13)	(11)	(15)

$\bar{A}$	1	0	0	$\bar{A}$	$\bar{A}$	0	1
$\bar{A}$	1	0	0	$\bar{A}$	$\bar{A}$	0	1


+1
2nd LSB
So second
row is
+1 of first

III) Using 4×1 MUX & $C(MSB)$ & $0(LSB)$ of Selection line

Sol

	I_0 00 $\overline{C} \overline{0}$	I_1 01 $\overline{C} 0$	I_2 10 $\overline{C} 0$	I_3 11 $C 0$
$\overline{A} \overline{B}$ 00	(0)	1	2	(3)
$\overline{A} B$ 01	(4)	(5)	6	(7)
$A \overline{B}$ 10	(8)	9	(10)	11
$A B$ 11	(12)	13	(14)	(15)
	1	$\overline{A} B$	A	$\overline{A} + A B$

$$(\overline{A} + A) (\overline{A} + B) = \overline{A} + B$$




IV) Using 4x1 MUX & A(msb) & B(lsb) of Selection line

	$\overline{A}\overline{B}$ 00	$\overline{A}B$ 01	$A\overline{B}$ 10	AB 11
$\overline{C}\overline{D}$ 00	(0)	(4)	(8)	(12)
$\overline{C}D$ 01	1	(5)	9	13
$C\overline{D}$ 10	2	6	(10)	(14)
CD 11	(3)	(7)	11	(15)

choose this
no. as
Max term
i.e
 $C + \overline{D}$

I_0	I_1	I_2	I_3
$\overline{C}\overline{D} + C\overline{D}$	$\overline{C} + \overline{D}$	$\overline{D}$	$\overline{C} + \overline{D}$



v) Using (2×1) MUX and A as Selection line

	I_0 A 0	I_1 A 1
$\bar{B}\bar{C}\bar{D}$	0	8
$\bar{B}\bar{C}D$	1	9
$\bar{B}C\bar{D}$	2	10
$\bar{B}CD$	3	11
$B\bar{C}\bar{D}$	4	12
$B\bar{C}D$	5	13
$BC\bar{D}$	6	14
BCD	7	15

$$\begin{aligned}
 &(\bar{B} + \bar{C} + \bar{D}) \\
 &(\bar{B} + \bar{C} + D) \\
 &(\bar{B} + C + \bar{D})
 \end{aligned}$$

Using k map + Sop

	$C\bar{D}$	$\bar{C}\bar{D}$	$\bar{C}D$	CD
B	1	0	0	1
$\bar{B}$	1	0	1	1

$$I_1 = \bar{D} + BC$$

	$C\bar{D}$	$\bar{C}\bar{D}$	$\bar{C}D$	CD
B	1	0	0	1
$\bar{B}$	1	0	1	1

$$I_0 = \bar{C}\bar{D} + C\bar{D} + BD$$

Que. A Boolean function $f(A, B, C, D) = \prod M(1, 5, 12, 15)$ is to be implemented using 8×1 MUX (A is MSB). Inputs A, B, C are connected to Select Inputs S_2, S_1, S_0 of MUX resp. which one of the following options are correct input to pins 0 to 7 in order?

- A) 0 0 0 0 0 0 0 0
 B) 0 1 0 1 1 1 0 0


Sol $f(A, B, C, D) = \prod M(1, 5, 12, 15)$

	A+B+C $\bar{A}\bar{B}\bar{C}$ 000	A+B+C $\bar{A}\bar{B}C$ 001	A+B+C $\bar{A}B\bar{C}$ 010	A+B+C $\bar{A}BC$ 011	$\bar{A}\bar{B}\bar{C}$ 100	$\bar{A}\bar{B}C$ 101	$\bar{A}B\bar{C}$ 110	$\bar{A}BC$ 111
D=0	0	2	4	6	8	10	12	14
D=1	1	3	5	7	9	11	13	15
	0	1	0	1	1	1	0	0

(Mark all Minterms)

opt B //

Que. Define the operation of given circuit



Sol

$$f_1 = \bar{S}_1 A + S_1 B$$

$$f_2 = \bar{S}_1 C + S_1 D$$

$$f = \bar{S}_0 f_1 + S_0 f_2$$

$$= \bar{S}_0 (\bar{S}_1 A + S_1 B) + S_0 (\bar{S}_1 C + S_1 D)$$

$$= \bar{S}_0 \bar{S}_1 A + \bar{S}_0 S_1 B + S_0 \bar{S}_1 C + S_0 S_1 D$$

$$= \bar{S}_1 \bar{S}_0 A + S_1 \bar{S}_0 B + \bar{S}_1 S_0 C + S_1 S_0 D$$

S_1	S_0	f
0	0	A
0	1	B
1	0	C
1	1	D

if $S_0 \leftrightarrow S_1$ $\rightarrow$ o/p mux MSB

then

S_0	S_1	f
0	0	A
0	1	B
1	0	C
1	1	D

Conclusion:- Most Significant bit of Selection line is assigned to mux which produce Output

Que.

A Boolean function $f(A, B, C, D) = \prod M(1, 5, 12, 15)$ is to be implemented using 8×1 MUX (A is MSB). Inputs A, B, C are connected to select inputs S_2, S_1, S_0 of MUX resp. Which one of the following options are correct input to pins 0 to 7 in order?

- A) 0 0 0 0 0 0 0 0
B) 0 1 0 1 1 1 0 0


Sol $f(A, B, C, D) = \prod M(1, 5, 12, 15)$

	A+B+C $\bar{A}\bar{B}\bar{C}$ 000	A+B+C $\bar{A}\bar{B}C$ 001	A+B+C $\bar{A}B\bar{C}$ 010	A+B+C $\bar{A}BC$ 011	$A\bar{B}\bar{C}$ 100	$A\bar{B}C$ 101	$AB\bar{C}$ 110	ABC 111
D=0	0	2	4	6	8	10	12	14
D=1	1	3	5	7	9	11	13	15
	0	1	0	1	1	1	0	0

(Mark all minterms)

opt B //

Que. Define the operation of given circuit



Sol

$$f_1 = \bar{S}_1 A + S_1 B$$

$$f_2 = \bar{S}_1 C + S_1 D$$

$$f = \bar{S}_0 f_1 + S_0 f_2$$

$$= \bar{S}_0 (\bar{S}_1 A + S_1 B) + S_0 (\bar{S}_1 C + S_1 D)$$

$$= \bar{S}_0 \bar{S}_1 A + \bar{S}_0 S_1 B + S_0 \bar{S}_1 C + S_0 S_1 D$$

$$= \bar{S}_1 \bar{S}_0 A + S_1 \bar{S}_0 B + \bar{S}_1 S_0 C + S_1 S_0 D$$

S_1	S_0	F
0	0	A
0	1	C
1	0	B
1	1	D


eg $S_0 \leftrightarrow S_1$ $\rightarrow$ o/p mux MSB

then


S_0	S_1	F
0	0	A
0	1	B
1	0	C
1	1	D

Conclusion:- Most Significant bit of Selection line is assigned to mux which produce Output

* 8x1 MUX Using 2x1 MUX



* 16x1 MUX using 4x1



$S_3 S_2 S_1 S_0$ Wrong

$S_3 S_2 S_1 S_0$ Correct (each have 4 ~~var~~ terms)

Note:-

number of mux Required

(i) 4×1 using 2×1

$$\frac{4}{2} \quad \frac{2}{2}$$

$$\begin{array}{ccc} 2 & + & 1 \\ \text{Level 1} & & \text{Level 2} \\ 1 & & \text{(O/P)} \end{array} = 3$$

(ii) 8×1 using 2×1

$$\frac{8}{2} \quad \frac{4}{2} \quad \frac{2}{2}$$

$$4 \quad 2 \quad 1 = 7$$

(iii) 16×1 using 4×1

$$\frac{16}{4} \quad \frac{4}{4}$$


$$4 \quad 1 = 5$$

(iv) 64×1 using 4×1


$$\frac{64}{4} \quad \frac{16}{4} \quad \frac{4}{4}$$

$$\begin{array}{ccc} 16 & 4 & 1 \\ \text{Level 1} & \text{Level 2} & \text{Level 3} \\ & & \text{(O/P)} \end{array} = 21$$


* 8X1 Mux using 4x1 & 2x1



OR




* 8x1 using 4x1




$$\frac{8}{4} = 2 \quad \frac{2}{4} = \frac{1}{2} \quad \frac{1}{2} \rightarrow 1$$


OR




* 8x1 MUX using 4x1 & 2x1



OR




* 8x1 using 4x1




$$\frac{8}{4} = 2, \quad \frac{2}{4} = \frac{1}{2} \Rightarrow 1$$

OR




* Decoder



Decoder is a Combinational ckt which Convert n bit Input binary code into M output lines Such that one output line is activated for each possible Combination of Input.

eg. 3×8 decoder



Truth Table (Active High o/p decoder)

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_2 = \bar{A} B \bar{C}$$


$$D_3 = \bar{A} B C$$

$$D_4 = A \bar{B} \bar{C}$$

$$D_5 = A \bar{B} C$$


$$D_6 = A B \bar{C}$$

$$D_7 = A B C$$




Que. Design $F(A, B, C) = \sum m(2, 5, 7)$
using 3×8 decoder

Sol $f = \bar{A} B \bar{C} + A \bar{B} C + A B C$



Note: 3×8 decoder is also a Universal circuit.

Que.



$$f = \bar{X} \bar{Y} Z + \bar{X} Y Z + X \bar{Y} Z + X Y Z$$


X \ YZ	$\bar{Y} \bar{Z}$	$\bar{Y} Z$	$Y \bar{Z}$	$Y Z$
$\bar{X}$		1	1	
X		1	1	

$P = Z //$


Que. $f(x,y,z) = xz + y\bar{z}$ using 3x8 decoder

$$= x\bar{y}z + xy\bar{z} + \bar{x}y\bar{z} + x\bar{y}\bar{z}$$

$$= \sum m(2, 5, 6, 7)$$



$$F = xz + xy + y\bar{z}$$



Note:- Enable is an extra input of decoder to Switch on / Off the decoder.

* De Coder with active Low output :

Input			Output							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	0	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1
0	1	0	1	1	0	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	0	1	1
1	1	0	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	0

$$D_0 = \overline{A} \overline{B} \overline{C}$$

$$D_1 = \overline{A} \overline{B} C$$

$$D_2 = \overline{A} B \overline{C}$$


$$D_3 = \overline{A} B C$$

$$D_4 = A \overline{B} \overline{C}$$

$$D_5 = A \overline{B} C$$

$$D_6 = A B \overline{C}$$

$$D_7 = A B C$$



note Circuit of active low o/p decoder is obtained by replacing AND by NAND gates.

* Enable work in a similar way like active high


Que. $F(A, B, C) = \sum m(1, 5)$ using 3x8 active low o/p decoder

Sol $\sum m(1, 5)$

$$\sum m(001, 101)$$

$$\overline{A} \overline{B} C + A \overline{B} C$$


$$\rightarrow \overline{A} \overline{B} C \cdot A \overline{B} C$$



note
for active low o/p
NAND is used
for Sum

for active high
OR is used
for Sum

Que.




Sol


~~A B C~~

$$f(x, y, z) = \sum m(0, 2, 4, 6)$$

Que.




$$F = \sum m(3, 5, 6, 7)$$




$$F = yz + xz + xy \quad //$$

Que. Implement 3x8 decoder using Minimum no. of 2x4 decoder.
 Enable Input are available in all 2x4 decoder.
 Use an extra Inverter if required.




A	B	C	Enable Decoder	Activated line
0	0	0	Dec 2	04
0	0	1	Dec 1	00
0	1	0	Dec 2	05
0	1	1	Dec 1	03
1	0	0	Dec 2	06
1	0	1	Dec 1	02
1	1	0	Dec 2	07
1	1	1	Dec 1	03

but this is not In Sequence.



A	B	C	Enable Dec	Activated line
0	0	0	Dec 1	0 ₀
0	0	1	Dec 1	0 ₁
0	1	0	Dec 1	0 ₂
0	1	1	Dec 1	0 ₃
1	0	0	Dec 2	0 ₄
1	0	1	Dec 2	0 ₅
1	1	0	Dec 2	0 ₆
1	1	1	Dec 2	0 ₇

Que. Design 4x16 Using 2x4



note
Every o/p is
Multiplied by
Enable in decoder

A	B	C	D	enabled decoder	Activated line
0	0	0	0		
0	0	0	1	Dec 1	D0
0	0	1	0		D1
0	0	1	1		D2
0	1	0	0		D3
0	1	0	1	Dec 2	D4
0	1	1	0		D5
0	1	1	1		D6
1	0	0	0		D7
1	0	0	1	Dec 3	D8
1	0	1	0		D9
1	0	1	1		D10
1	1	0	0		D11
1	1	0	1	Dec 4	D12
1	1	1	0		D13
1	1	1	1		D14
1	1	1	1		D15


Que. How Many 3 line to 8 line decoders with Enable i/p are needed to construct 6 line to 64 line decoder without any other logic gates.

Ans. 8 decoder + 1 decoder = 9
for 64 o/p to Enable 8 decoders
DEF ABC

Que. The Min. no. of 4x16 decoder to make 8x256 decoder is _____

Sol 16 decoder + 1 decoder = 17
for 256 o/p to Enable 16 decoders
EFGH ABCD

* Active Low and Active High Enable Inputs



Active High Enable

Active Low Enable



* ENCODER


→ Encoder is a Combinational circuit which perform the reverse operation of a Decoder.


<u>Inputs</u>								<u>Outputs</u>		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$A = D_4 + D_5 + D_6 + D_7$$



$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$





example



$$A = 0_4 + 0_5 + 0_6 + 0_7 = 1$$

$$B = 0_2 + 0_3 + 0_6 + 0_7 = 1$$

$$C = 0_1 + 0_3 + 0_5 + 0_7 = 1$$

i.e. 0₇ will be recognized after decoding

Priority Encoder is used when two i/p active simultaneously.

* Priority Encoder

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	1
X	X	1	0	0	0	0	0	0	1	0
X	X	X	1	0	0	0	0	0	1	1
X	X	X	X	1	0	0	0	1	0	0
X	X	X	X	X	1	0	0	1	0	1
X	X	X	X	X	X	1	0	1	1	0
X	X	X	X	X	X	X	1	1	1	1

8x3 priority Encoder

$$A = D_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_5 \bar{D}_6 \bar{D}_7 + D_6 \bar{D}_7 + D_7$$

$$B = D_2 \bar{D}_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_6 \bar{D}_7 + D_7$$

* 4x2 priority Encoder

$$C = D_1 \bar{D}_2 \bar{D}_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_3 \bar{D}_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_5 \bar{D}_6 \bar{D}_7 + D_7$$

D ₀	D ₁	D ₂	D ₃	A	B
1	0	0	0	0	0
X	1	0	0	0	1
X	X	1	0	1	0
X	X	X	1	1	1


$$A = D_4 \bar{D}_5 \bar{D}_6 \bar{D}_7 + D_5 \bar{D}_6 \bar{D}_7 + D_6 \bar{D}_7 + D_7$$

$$= (\bar{D}_6 \bar{D}_7 + D_4 \bar{D}_5) (\bar{D}_7 + D_6) + D_5 \bar{D}_6 \bar{D}_7 + D_4 \bar{D}_5 \bar{D}_6 \bar{D}_7$$

$$= D_4 + D_5 + D_6 + D_7$$

* Comparator


→ It is used to Compare two Input numbers



→ Comparator has 3 o/p. namely $A > B$, $A = B$, $A < B$

• 1 bit Comparator

→ One bit Comparator should be able to Compare two Inputs of 1 bit each




Input		Output		
A_0	B_0	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

$$A < B = \bar{A}_0 B_0$$

$$A = B = \bar{A}_0 \bar{B}_0 + A_0 B_0 = A_0 \odot B_0$$


$$A > B = A_0 \bar{B}_0$$

note
Must Remember



* 2 bit Comparator

→ Two bit Comparator should be able to compare two i/p numbers of two bits each



A_1	A_0	B_1	B_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$A < B$
0
1
1
1
0
0
1
1
0
0
0
1
0
0
0

$A = B$
1
0
0
0
0
1
0
0
0
0
1
0
0
0
1

$A > B$
0
0
0
0
1
0
0
0
1
1
0
0
1
1
1
0

for $A < B$:

	$B_1 B_0$	$B_1 \bar{B}_0$	$\bar{B}_1 B_0$	$\bar{B}_1 \bar{B}_0$
$A_1 \bar{A}_0$		1	1	1
$\bar{A}_1 \bar{A}_0$			1	1
$\bar{A}_1 A_0$				
$A_1 A_0$			1	


$$A < B = \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0$$

for $A = B$

$A_1 A_0$	$B_1 B_0$			
1				
	1			
		1		
				1


$$\begin{aligned}
 A = B &= \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + \\
 &A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 \\
 &= (A_1 \odot B_1)(A_0 \odot B_0)
 \end{aligned}$$

for $A > B$



$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

Que. Identify the given Circuit



Sol $x > y = \bar{x} \cdot \bar{y}$

$x < y = \bar{x} \cdot y$

$x < y = \bar{x} \cdot y$

Que. The o/p '1' of a two bit Comparator is '1' whenever the two bit i/p A is greater than two bit i/p B. The no. of Combⁿ for which the o/p is logic 1 is —

Sol Six //


Q. for n bit Comparator in previous question

Sol
$$\text{Total} = \text{no.}(A > B) + \text{no.}(A = B) + \text{no.}(A < B)$$

$$\frac{2^{2n}}{\text{note}} = 2 \text{ no.}(A > B) + 2^n$$

$$\text{no.}(A > B) = \frac{2^{2n} - 2^n}{2} = 2^{2n-1} - 2^{n-1} //$$

* 4 bit Comparator



for: $A > B$

$A_3 \ A_2 \ A_1 \ A_0$
 $B_3 \ B_2 \ B_1 \ B_0$

$A_3 > B_3 \quad \text{OR}$

$A_3 = B_3 \ \& \ A_2 > B_2 \quad \text{OR}$

$A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 > B_1 \quad \text{OR}$

$A_3 = B_3 \ \& \ A_2 = B_2 \ \& \ A_1 = B_1 \ \& \ A_0 > B_0$

$$\Rightarrow A > B = A_3 \bar{B}_3 + (A_3 \odot B_3)(A_2 \bar{B}_2) + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \bar{B}_1) + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \bar{B}_0)$$

for $A < B$

$$A < B = \bar{A}_3 B_3 + (A_3 \odot B_3)(\bar{A}_2 B_2) + (A_3 \odot B_3)(A_2 \odot B_2) \bar{A}_1 B_1 + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1) \bar{A}_0 B_0$$


$$\text{for } A = B = (\bar{A}_3 \odot \bar{A}_2) * (A_3 \odot B_3) * (A_2 \odot B_2) * (A_1 \odot B_1) * (A_0 \odot B_0)$$

* Half Adder

→ Half adder is a Combinational ckt which is used for the addition of two binary bits.

0	0	1	1
+ 0	+ 1	+ 0	+ 1
0	1	1	1 0
			carry 1

→ Half adder has two o/p namely Sum and Carry.




Table

Inputs		Outputs	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Logic eqⁿ


$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A B$$




Half adder using NAND gate

$$\text{Sum} = \overline{A}B + A\overline{B}$$




five NAND gate required for Half adder.

Half adder using NOR gate




$$\begin{aligned} \text{Sum} &= \overline{(\overline{A+B})(\overline{A+B})} \\ &= \overline{\overline{A+B}} + \overline{\overline{A+B}} \\ &= \end{aligned}$$



* Full adder

- It is a Combinational ckt which is used for addition of two Binary bit along with an Input Carry.
- It has two outputs namely Sum & Carry.



Input			Output	
A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

equation

Sum

	BC_{in}	$\bar{B}C_{in}$	$B\bar{C}_{in}$	$\bar{B}\bar{C}_{in}$
$\bar{A}$	0	1	0	1
A	1	0	1	0

$$\text{Sum} = \bar{A} \bar{B} C_{in} + \bar{A} B \bar{C}_{in} + A \bar{B} \bar{C}_{in} + A B C_{in}$$

$$= C_{in}(\bar{A}\bar{B} + AB) + \bar{C}_{in}(\bar{A}B + A\bar{B})$$

$$\Rightarrow C_{in}(\overline{A \oplus B}) + \bar{C}_{in}(A \oplus B)$$

$$\text{Sum} \Rightarrow A \oplus B \oplus C_{in}$$

Carry :-

	$\bar{B}C_{in}$	$B\bar{C}_{in}$	BC_{in}	$\bar{B}\bar{C}_{in}$
$\bar{A}$			1	
A		1	1	1

$$\text{Carryout} = B C_{in} + A C_{in} + A B$$

$$\text{Cout} = AB + A C_{in} + B C_{in}$$

OR by minterm

$$\text{Cout} = \bar{A} B C_{in} + A \bar{B} C_{in} + A B \bar{C}_{in} + A B C_{in}$$

$$= C_{in}(\bar{A}B + A\bar{B}) + AB$$

$$\text{Cout} \Rightarrow C_{in}(A \oplus B) + AB$$

Note. $\Sigma(1, 2, 4, 7) = A \oplus B \oplus C$

$f(ABC) =$

Design full adder using NAND gate only





fig. Sum logic of full adder

now. $Cout = AB + (A \oplus B) Cin$

Total 9 NAND gate for full adder


* Design full adder using NOR gate

$$A \oplus B = \overline{A}B + A\overline{B} = \overline{(A+B)(\overline{A}+\overline{B})} = \overline{A+B} + \overline{\overline{A}+\overline{B}}$$




(Incomplete)

P.T.O




* Implement full adder Using Half adder:-



Full adder is realized by two HA and one OR gate

* Half Subtractor

- It is a Combinational ckt used to find difference of two binary bits.
- It has two o/p namely difference & borrow.



Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


$$\text{Difference} = A \oplus B$$

$$\text{Borrow} = \bar{A} B$$

$$B A$$


When $A - B$

When $B - A$



- five NAND gate for Half Subtractor


A * HS using NOR gate



- five NOR gate required for Half Subtractor

* Full Subtractor

→ It is a Combinational Circuit used to find difference of three binary bits. It has two o/p namely difference and borrow.



A	B	bin	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	0

$$d(A, B, \text{bin}) = \sum m(1, 2, 4, 7)$$

$$\text{difference } d = A \oplus B \oplus \text{bin}$$

borrow:

A \ B bin	0	1	2	3
0		1	1	1
1			1	

$$B_{out} = \bar{A} \text{bin} + \bar{A} B + B \text{bin}$$

when
A - B - bin

$$\text{If } B - A - \text{bin}$$


$$B_{out} = A \bar{B} + A \text{bin} + \bar{B} \text{bin}$$

In form of minterm

$$\begin{aligned} b_{out} &= \bar{A} \bar{B} \text{bin} + \bar{A} B \bar{\text{bin}} + \bar{A} B \text{bin} + A B \text{bin} \\ &= (\bar{A} \bar{B} + \bar{A} B) \text{bin} + (\text{bin} + \bar{\text{bin}}) \bar{A} B \\ &= \overline{A \oplus B} \text{bin} + \bar{A} B \end{aligned}$$

$$b_{out} = \bar{A} B + \overline{A \oplus B} \text{bin}$$

* Design full subtractor using NAND gate




$$\text{borrow} = \overline{\overline{A}B + (\overline{A \oplus B}) \cdot \text{bin}}$$

$$= \overline{\overline{A}B} \cdot \overline{\overline{A \oplus B} \cdot \text{bin}}$$


9 nand gates Required

* Design full Subtractor using NOR gate:-



* 12 NOR gates required for designing Full Subtractor

* Full Subtractor using Half Subtractor (2 HS & 1 OR gate)



* Binary Parallel Adder

for addition of two n bit numbers

$$\begin{array}{r}
 \text{FA} \left\{ \begin{array}{cccc}
 & 0 & 1 & 0 \\
 \downarrow & 0 & 1 & 0 \\
 \downarrow & 0 & 1 & 0 \\
 1 & 0 & 1 & 0
 \end{array} \right. \rightarrow \text{HA}
 \end{array}$$






fig. Circuit of Binary parallel Adder

* addition of 8 bit numbers



$$\begin{array}{ccccccc}
 A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\
 B_7 & B_6 & B_5 & B_4 & B_3 & B_2 & B_1 & B_0
 \end{array}$$

Here it is necessary to use full adder

• Speed of binary parallel adder is Very slow and delay increases with no. of bits. (disadvantage)

• Design is Simple (advantage)

To solve speed problem of Binary parallel adder Look ahead Carry adders are

* Look Ahead Carry Adder

$$C_{out} = A \oplus B + B C_{in} + A C_{in}$$

$$= A \oplus B + (A \oplus B) C_{in} = A \oplus B + (A + B) C_{in}$$

$$\text{Carry generate} = C \cdot g = A \oplus B$$

$$\text{Carry propagate} = C \cdot p = A + B$$

$$C_{out} = C \cdot g + C \cdot p \cdot C_{in}$$

$$FA_0 :- C_{out0} = C_{g0} + C_{p0} \cdot C_{in0} \quad \text{--- (1)}$$

$$\begin{aligned} FA_1 :- C_{out1} &= C_{g1} + C_{p1} \cdot C_{in1} \\ &= C_{g1} + C_{p1} \cdot C_{out0} \\ &= C_{g1} + C_{p1} (C_{g0} + C_{p0} \cdot C_{in0}) \\ &= C_{g1} + C_{p1} C_{g0} + C_{p1} C_{p0} C_{in0} \quad \text{--- (2)} \end{aligned}$$

$$\begin{aligned} FA_2 :- C_{out2} &= C_{g2} + C_{p2} C_{g1} + C_{p2} C_{p1} C_{g0} \\ &\quad + C_{p2} C_{p1} C_{p0} C_{in0} \quad \text{--- (3)} \end{aligned}$$

$$\begin{aligned} FA_3 :- C_{out3} &= C_{g3} + C_{p3} C_{g2} + C_{p3} C_{p2} C_{g1} \\ &\quad + C_{p3} C_{p2} C_{p1} C_{g0} + \\ &\quad C_{p3} C_{p2} C_{p1} C_{p0} C_{in0} \quad \text{--- (4)} \end{aligned}$$

Note:- Due to Systematic arrangement Cout's cannot take much time. Only two input gates are sufficient to obtain Cout in any level.

Que. A 1-bit FA takes 20ns to generate Carry out and 40ns to generate Sum bit. What is the Maximum rate of addition for Second when four-bit adder are Cascaded?

- A) 10^7 B) 6.25×10^6 C) 1.25×10^7 D) 10^5

Sol $C_{out} = 20\text{ns}$
 $S = 40\text{ns}$

for 1 bit adder

$$S = A_0 + B_0 + C_{in0} \quad 40\text{ns}$$

$$S = A_1 + B_1 + C_{in1} \quad \begin{matrix} 20 + 40 = 60 \\ C_{out0} \end{matrix}$$

$$S = A_2 + B_2 + C_{in2} \quad 60 + 20 = 80$$

$$S = A_3 + B_3 + C_{in3} \quad 80 + 20 = 100\text{ns}$$

Hence For Complete Sum 100ns req.

$$\text{Rate of add'n} = \frac{1}{100 \times 10^{-9}} = 10^7 / \text{sec}$$

for 16-bit adder

$$S_{\text{sum}} = T_{\text{so}} + (n-1) T_{\text{cout}}$$

$$\begin{aligned} S &= T_{\text{so}} + (n-1) T_{\text{cout}} \\ &= 40 + (16-1) 20 \\ &= 40 + 15 \times 20 \\ S &= 340\text{ns} // \end{aligned}$$

$$\text{Rate} = 1/340\text{ns} //$$

Last Addition will start at : $\text{Count delay} \times (n-1)$

Last result will be obtained at : $\text{Count delay} \times (n-1) +$

$\text{Max}(\text{Count delay}, \text{Sum delay})$

Que. Given two three bit no. $a_2 a_1 a_0$ & $b_2 b_1 b_0$ and C_1 Carry in. The function that represents Carry generate function when these two numbers are added is

A) a_2

A) $a_2 b_2 + a_2 a_1 b_1 + a_2 a_1 a_0 b_0 + a_2 a_0 b_1 b_0 + a_1 b_2 b_1 + a_1 a_0 b_2 b_0 + a_0 b_2 b_1 b_0$

B) $a_2 b_2 + a_2 b_1 b_0 + a_2 a_1 a_0 b_0 + a_1 a_0 b_2 b_1 + a_1 a_0 b_2 b_0 + a_2 a_0 b_1 b_0$

C) $a_2 + b_2 + (a_2 \oplus b_2) + (a_1 + b_1 + (a_1 \oplus b_1)(a_0 \oplus b_0))$

D) $a_2 b_2 + \bar{a}_2 a_1 b_1 + \bar{a}_2 \bar{a}_1 a_0 b_0 + \bar{a}_2 a_0 \bar{b}_1 b_0 + a_1 \bar{b}_2 b_1 + \bar{a}_1 a_0 \bar{b}_2 b_0 + a_0 \bar{b}_2 \bar{b}_1 b_0$

Sol check o/p Carry

Opt A

$$\begin{array}{r} a_2 b_2 \quad 1 \times \times \\ \quad \quad 1 \times \times \\ \hline \quad \quad \quad 0 \\ \hline \text{Carry obtain} \end{array}$$


$$\begin{array}{r} a_2 a_1 b_1 \quad 1 \quad 1 \quad \times \\ \quad \quad \quad 1 \quad 1 \quad \times \\ \hline \quad \quad \quad \times \quad 1 \quad \times \\ \hline 1) \quad 0 \quad 0 \\ \hline \text{Carry obtain} \end{array}$$

Option B

$a_2 b_2 \rightarrow \text{generate}$


$a_2 b_1 b_2$

* Demultiplexer



- Demux is a Combinational ckt which accepts data from Single Input line and distribute it to Various output (Multiple) output line.
- The distribution of data from Single Input line to the Multiple o/p line is done with the help of extra Input line called as Selection line.

* Block Diagram of 1x4 Demux :-



Truth table


S_1	S_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \overline{S_1} \overline{S_0} I$$

$$D_1 = \overline{S_1} S_0 I$$

$$D_2 = S_1 \overline{S_0} I$$

$$D_3 = S_1 S_0 I$$



note. Mux:- data selector and parallel to Serial Converter

De-Mux:- Data distributor and Serial to parallel Converter.

Que 1 A 1 to 8 Demux with data Input D_{in}

address Input S_0, S_1 & S_2 (S_0 as LSB)

and $\overline{Y_0}$ to $\overline{Y_7}$ as 8 demultiplexed output,

is to be designed using two 2 to 4


Decoders (with enable $\overline{E}$ and address inputs

A_0 & A_1) as shown in figure. D_{in} S_0 S_1 &

S_2 are to be Connected to P, Q, R but not

Necessarily in this order. The respective Input-Connection to PQR & S terminal should be

- a) S_2 S_{in} S_0 S_1 b) S_1 S_{in} S_0 S_2
 c) S_{in} S_0 S_1 S_2 d) S_{in} S_2 S_0 S_1



Sol: $P = 0$ fixed (to make device on)

as $P = 0$ and o/p is active low

hence '0' will propagate from $\overline{Y_0}$ to $\overline{Y_7}$

$P = S_{in}$

given $A_1 \longrightarrow S$
 $A_0 \longrightarrow R$

for $Q = 0$ $\overline{Y}_0$ to $\overline{Y}_3$ activated

for $Q = 1$ $\overline{Y}_4$ to $\overline{Y}_7$ activated

Hence Comparing S_2, S_1, S_0 with Q, S, R

$S_2 \longrightarrow Q$

$S_1 \longrightarrow S$

$S_0 \longrightarrow R$

Option 2

Note:

