DIGITAL CLOCK DESIGN

24HYS Format

objective:


A VINODH

To Design Digital clock in 24 Hrs Format (HH: MM:SS)

The numbers should be displayed using 7-segment Display.

Behaviour of 7-segment display in Logisims


Displays the values of its eight one-bit inputs. When an input is 1, it colors the corresponding "regments"




We have to design a decoder circuit such that When input is 'o', the output should be in such a way that it displays 'o' on the seven-regment display.

Truth table for the decoder circuit:

Truth table for the	decoder of the deliver
	outputs ay as ac
Inputs	0. 02.
a b c d	1 1 1
0 0 0 0	01 1 000 0 1
10 d = 3 + tod = 10 - 0	0. 0 1. 0
4 0	1 0 1 01 0 1 1
0 0 -	1 0 1 1
0 0 1 1	1 1 0 1
0 1 0 0	1 1
0 1 0 1	1 1 1 6 1 1
0 1 1 0	0 0 1 1 0 0 1
	1 1 1 1 1 1
1 0 0 0	1 1 1 0 1 1
1 0 0 1	V X X X X
1 0 1 0	1 1 2 V V X
1 0 1 1	X X X X X X X X X
1 1 0 0	
1 1 0 1	XXXX
1 1 1 0	× × × × ×
	1





a3= b+ cd+c.d

K-Map for 04:

13 do	60	01	11	10	
00	D	0	0	1	
01	6	0	O	1	
11	X	X	X	X	
10	1	0	×	X	


ay=5d + cd .

K-Map for as:

401	00	01 1	11	اما	
90	17		1	10	
00	1	0	1	1	_
01	0	1	0	12	1
10	1	1	X	12	-
,,,	-	+	1		-


a5=50,+50+cd+bcd+


K-Map for a6:



a6 2 bed b+ c+d

Internal circuit for the decoder:





M

=> For the s, exec display we have to display from Or to 9. So, the Counter has to reset after 100 9 ie at 11010. The output from Counter- 04(a) and Counter-2(c) AND'ed and given as reset to all the flip-fly For the Sz display it should change the value Only when the si display counts till 9. 50, T paieu) fromo vot (4001) The output from Counter-4 (a) and counter-1(d) of 8, display is 'AND'ed and given to the enable for the Second Counter so that the S2 display changes it Value after Si display counts till 9. The Sz display should display from 0 to 6 only. so the Counter has to reset at 6. (0110) The output from counter-3 (b) & Counter-2(c) are "Amped and given to reset of all & thip-flops of S2 display Counter. For display the value should change only after 1 minute i.e after only when the seconds display Show ('5; '9'). 5 from S2 (0101 -> counter-1(d) & counter-3(b) or (ANDED) € 90 from 5, (1001 -> counter-4(a) & counter-1 (d) are AND! are AND'ed wand given as enable to My display. Just like smallsplay, H. display should also reset after 9. (ILLEL of 0000) work asay => Just like M S2 display, M2 display should display from 0 to 6 only . So, Counter 12 resseted at 6 like Sz and should change its value after M, has dosplayed sus seconds display show ('6', '91). The enable of s, & 'q' from Mi are 'AND'ed and given as

enable for Mi.

For H1 display it should only changes value after I hour (i.e Minutes and seconds display show 59 6 59).


The Enable is given from the output of AND gate whose inputs are Enable of M, display & 5 from M2 (AND of counter-1(d) & counter-3(b)).

The reset for the HI display should be given after 9 also when the clock finishes one day (24) ie when Hz displays shows (21 & H1 shows (4).

> For H2 display it should change its only when H1 shows 9 & minutes shows 59 & seconds also show 59

So, the enable H1 display and (a) from H1 "Antread "Antred and given to H2 display enable. The H2 display should reset at 24.80, 21 from H2 & '4' from & M2 are 'Annied and given as

reset to Hz. > since we are designing a synchronous clock, the clock for all the Counters should be same.



DIGITAL CLOCK DESIGN-24 HRS FORMAT

