

# DIGITAL CLOCK DESIGN

24 Hrs Format

EE21B001

A VINODH

Objective:


To Design Digital clock in 24 Hrs Format (HH:MM:SS)

→ The numbers should be displayed using 7-segment display.

Behaviour of 7-segment display in Logic:

Displays the values of its eight one-bit inputs.

When an input is 1, it colors the corresponding "segments" of the component.



We have to design a decoder circuit such that when input is '0', the output should be in such a way that it displays '0' on the seven-segment display.

Truth table for the decoder circuit:

Inputs				Outputs						
a	b	c	d	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	a <sub>4</sub>	a <sub>5</sub>	a <sub>6</sub>
0	0	0	0	0	1	1	1	1	1	1
0	0	0	1	0	0	0	1	0	0	1
0	0	1	0	1	0	1	1	1	1	0
0	0	1	1	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	0	0	1
0	1	0	1	1	1	1	0	0	1	1
0	1	1	0	1	1	1	1	1	1	1
0	1	1	1	1	1	1	0	1	0	1
1	0	0	0	1	1	1	1	0	1	1
1	0	0	1	x	x	x	x	x	x	x
1	0	1	0	x	x	x	x	x	x	x
1	0	1	1	x	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x	x
1	1	0	1	x	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x	x

# Logical expressions for the inputs of seven segment display

K-Map for  $a_0$ :


ab \ cd	00	01	11	10
00	0	0	1	1
01	1	1	0	1
11	X	X	X	X
10	1	1	X	X

$$a_0 = a + \bar{b}c + b\bar{c} + b\bar{d}$$

K-Map for  $a_1$ :

ab \ cd	00	01	11	10
00	1	0	0	0
01	1	1	0	1
11	X	X	X	X
10	1	1	X	X

$$a_1 = a + b\bar{d} + b\bar{c} + \bar{c}\bar{d}$$



K-Map for  $a_2$ :

ab \ cd	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X

$$a_2 = a + bd + c + \bar{b}\bar{d}$$



K-map for  $a_3$ :

cd \ ab	00	01	11	10
00	1	1	1	1
01	1	0	1	0
11	X	X	X	X
10	1	1	X	X

$$a_3 = \bar{b} + \bar{c}\bar{a} + c \cdot d$$

K-Map for  $a_4$ :

cd \ ab	00	01	11	10
00	1	0	0	1
01	0	0	0	1
11	X	X	X	X
10	1	0	X	X

$$a_4 = \bar{b}\bar{a} + c \cdot \bar{d}$$

K-Map for  $a_5$ :

cd \ ab	00	01	11	10
00	1	0	1	1
01	0	1	0	1
11	X	X	X	X
10	1	1	X	X


$$a_5 = \bar{b}\bar{a} + \bar{b}c + c\bar{a} + b\bar{c}d + a$$

K-Map for  $a_6$ :

cd \ ab	00	01	11	10
00	1	1	1	0
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$a_6 = \bar{a}\bar{b} + b + \bar{c} + d$$

Internal circuit for the decoder:




## Clock design:

HOURS


MINUTES

SECONDS



\* The inputs for the decoder circuit are given from synchronous Counter.

Basic design for Counter: (using T flip-flop)



Toggle - flip flop:

Characteristic table:

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

T	$Q_{n+1}$
0	$Q(t)$
1	$\overline{Q(t)}$

$$Q(t+1) = T \oplus Q(t)$$

$$= TQ' + T'Q$$

All flip-flops are triggered simultaneously by the clock

input pulses.

After each cycle the output of counter changes by

one. It goes from (0000 to 1111).



⇒ For the  $S_1$  ~~etc~~ display we have to display from 0 to 9. So, the Counter has to reset after 10. i.e. at 1010.

The output from Counter-4(a) and Counter-2(c) are 'AND'ed and given as reset to all the flip-flops.

⇒ For the  $S_2$  display it should change the value only when the  $S_1$  display counts till 9. So, (1001)

The output from Counter-4(a) and Counter-1(d) of  $S_1$  display is 'AND'ed and given to the enable for the second Counter so that the  $S_2$  display changes its value after  $S_1$  display counts till 9.

The  $S_2$  display should display from 0 to 6 only. So the Counter has to reset at 6. (0110)

The output from Counter-3(b) & Counter-2(c) are 'AND'ed and given to reset of all 4 flip-flops of  $S_2$  display Counter.

⇒ For  $M_1$  display the value should change only after 1 minute i.e. after only when the seconds display show ('5', '9').

5 from  $S_2$  (0101 → Counter-1(d) & Counter-3(b) are 'AND'ed)  
& 9 from  $S_1$  (1001 → Counter-4(a) & Counter-1(d) are 'AND'ed)

are 'AND'ed and given as enable to  $M_1$  display.

Just like  $S_1$  display,  $M_1$  display should also reset after 9. (1111 or 0000)

⇒ Just like  $S_2$  display,  $M_2$  display should display from 0 to 6 only. So, Counter is reset at 6 like  $S_2$  and should change its value after  $M_1$  has displayed 5 &  $S_2$  seconds display show ('5', '9'). The enable of  $S_1$  & '9' from  $M_1$  are 'AND'ed and given as

enable for  $M_2$ .

⇒ For  $H_1$  display it should only change value after 1 hour (i.e. Minutes and seconds display show 59 & 59).

The Enable is given from the output of AND gate whose inputs are Enable of  $M_2$  display & 5 from  $M_2$  (AND of Counter-1(d) & Counter-3(b)).

The reset for the  $H_1$  display should be given after 9 also when the clock finishes one day (24). i.e. when  $H_2$  displays shows '2' &  $H_1$  shows '4'.


⇒ For  $H_2$  display it should change its only when  $H_1$  shows 9 & minutes shows 59 & seconds also show 59.

So, the enable  $H_1$  display and '9' from  $H_1$  are ANDed and given to  $H_2$  display enable.

The  $H_2$  display should reset at 24. So, '2' from  $H_2$  & '4' from  $M_2$  are ANDed and given as reset to  $H_2$ .

⇒ Since we are designing a synchronous clock, the clock for all the counters should be same.







# DIGITAL CLOCK DESIGN-24 HRS FORMAT

