

# NCTU-EE IC LAB – Fall 2018

## Lab01 Exercise

### Design: Code Calculator

#### Data Preparation

1. Extract files from TA's directory:  
`% tar xvf ~iclabta01/Lab01.tar`
2. The extracted LAB directory contains:
  - a. Practice/ : example code
  - b. Exercise/ : your design

#### Design Description and Examples

“Win or Go Home!”. At the final stage of NCTU Millionaire, you are asked to answer a question based on a series of simple mathematic operations. The only challenge is the remaining time, 20 ns. If you answer it in time correctly, you will win a prize of a million dollar. “Ready... Start...”.

First, you will receive a sequence with 4 numbers  $\{in\_n0, in\_n1, in\_n2, in\_n3\}$  and a 4-bit **opt** signal. Then the 2 possible operations are given in the following order:

- **Sort:**

Sort the sequence if **opt[0]** is 1, and the order depends on **opt[1]**

For example,  $\{2, 1, 3, 5\}$  becomes  $\{5, 3, 2, 1\}$ , if **opt[1] = 0**.

- **Reduce Mean:**

If **opt[1]** is 1, find the mean value of the sequence with/without sorting (**round-down**) and subtract it from all the numbers in the sequence.

For example,  $\{4, 2, 7, 9\}$  has mean value 5 (round down from 5.5), after reduce mean operation, the sequence will be  $\{-1, -3, 2, 4\}$ .

For example,  $\{-1, -2, -3, -4\}$  has mean value -2 (round down from -2.5), after reduce mean operation, the sequence will be  $\{1, 0, -1, -2\}$ .

After operations with/without sorting and/or reducing mean, you will get a sequence  $n0, n1, n2, n3$ . Finally, the output answer can be obtained by one of the following equations (**remember all the numbers are signed**):

- Eq0 :  $((n3 + n2*4) * n1) / 3$  ( **round-down the answer if it is not integer** )
- Eq1 :  $(2 * n1 * n0) + n3$

(Hint: Try to use behavior modeling description instead of gate level description)

The summary of the description and specifications are as followings:

Input Signal	Bit Width	Description
in_n0	4	The first number of code. Ranged from -8~7.
in_n1	4	The second number of code. Ranged from -8~7.
in_n2	4	The third number of code. Ranged from -8~7.
in_n3	4	The forth number of code. Ranged from -8~7.
opt	4	Operator for different mode. The operation will be encode as following: <b>opt[0]:</b> 1: Sort. 0: Don't sort. <b>opt[1]:</b> 1: Ascending sort. 0: Descending sort. <b>opt[2]:</b> 1: Reduce mean. 0: Don't reduce mean. <b>opt[3]:</b> 1: Eq1. 0: Eq0.

Output Signal	Bit Width	Description
out_n	9	The answer. Ranged from -256~255.

**Examples:**

**1. Initial numbers {-4, -5, -7, 1} with opt = 4'b0101:**

{-4, -5, -7, 1}  $\rightarrow$  (sort, descending)  $\rightarrow$  {1, -4, -5, -7}  $\rightarrow$  (reduce mean)  $\rightarrow$  {4, -1, -2, -4}  $\rightarrow$  (Eq0)  $\rightarrow$  4 // In this case, average = -3.75, round down to -3

**2. Initial numbers {-3, 0, 7, 7} with opt = 4'b1110:**

{-3, 0, 7, 7}  $\rightarrow$  (reduce mean)  $\rightarrow$  {-5, -2, 5, 5}  $\rightarrow$  (Eq1)  $\rightarrow$  25

**3. Initial numbers {2, -3, -7, -3} with opt = 4'b0100:**

{2, -3, -7, -3}  $\rightarrow$  (reduce mean)  $\rightarrow$  {4, -1, -5, -1}  $\rightarrow$  (Eq0)  $\rightarrow$  7

**4. Initial numbers {-8, -2, 0, -3} with opt = 4'b0000:**

{-8, -2, 0, -3}  $\rightarrow$  (Eq0)  $\rightarrow$  2

## Inputs

- The input signals **in\_n0**, **in\_n1**, **in\_n2**, and **in\_n3** are **signed** 4-bit inputs ranged from -8 to 7.
- The input signal **opt** is a 4-bit inputs indicated whether to do the operations and

which equation to use to get the final result.

## Outputs

---

The output signal **out\_n** is a signed number ranged from -256 to 255. This represents the correct password.

## Specifications


---

1. Top module name : CC (File name: CC.v)
2. Input pins : in\_n0, in\_n1, in\_n2, in\_n3, opt
3. Output pins : out\_n0
4. After synthesis, check the “CC.area” and “CC.timing” in the folder “Report”. The area report is valid only when the slack in the end of “CC.timing” is non-negative.
5. The synthesis result **cannot** contain any **latch**.

**Note:** You can check if there is a latch by searching the keyword “**Latch**” in 02\_SYN/syn.log

## Block Diagram

---



## Grading Policy

---

The performance is determined by the area and delay of your design. The less cost your design has, the higher grade you get.

Function Validity: 70%

Performance: 30% (area: 30%)

## Note

---

1. Please upload the following file on e3 platform before **13:20 at noon** on **Sep. 25**:

**CC\_iclab??**.v (?? is your account no.)

Ex: CC\_iclab99.v

2. Template folders and reference commands:

In RTL simulation, the name of template folder and reference commands is:

01\_RTL:

**“./01\_run”**

02\_SYN/ (Synthesis):

**./01\_run\_dc**

(Check **latch** by searching the keyword “**Latch**” in 02\_SYN/syn.log)

(Check the design’s timing in /Report/CC.timing)


03\_GATE\_SIM/:

**./01\_run**

You can key in **./09\_clean\_up** to clear all log files and dump files in each folder

### Example Waveform

Input and output signal:



in_n0[3:0]	-4	-4	-3	2	-8
in_n1[3:0]	-5	-5	0	-3	-2
in_n2[3:0]	-7	-7	7	-7	0
in_n3[3:0]	1	1	7	-3	
opt[3:0]	101	101	1110	100	0
out_n[8:0]	4	4	25	7	2