



NeuroNoC: An Open Reconfigurable Neural Network Prototyping Platform


Data Packet



Input Number & Bias



Weight



Forwarding Table




Fig. 1. PKTFORMAT

Abstract—

Index Terms—

I. INTRODUCTION

II. BACKGROUND AND RELATED WORKS

III. ARCHITECTURE




Fig. 2. SNC Architecture

IV. RESULTS AND DISCUSSION

V. CONCLUSION AND FUTURE WORKS




Fig. 3. SST




Fig. 4. MAC Architecture




Fig. 5. AF Architecture




Fig. 6. MESH




Fig. 8. FSM




Fig. 7. Switch Architecture