

Creating and interfacing custom IP controller to Zynq PS

October 22, 2013

Many a times, it is required to interface custom IP cores to Zynq PS since the standard IP cores available with EDK do not satisfy all the user requirements. For example in the previous class we saw a custom audio controller IP and an OLED controller IP required for interfacing a microphone and an OLED display to Zynq. Xilinx XPS provides a template to generate custom IP cores. The template includes a bus interface logic to connect to external interface and a user logic interface to connect to user developed logic. The custom IP can have different bus standards to interface with external world. It can be

- AXI-Lite
- AXI4
- AXI-stream

AXI-Lite is a simple address-data interface with low throughput. AXI4 is a high-performance burst capable interface and AXI-stream is a data streaming interface (no address). Zynq PS can be directly interfaced to AXI-Lite or AXI4 interface based IP cores. AXI-stream peripherals cannot be directly interfaced to PS, but can be connected through bridges which convert AXI-Lite/AXI4 to AXI-stream. Follow the steps below to generate a custom IP in XPS.




Figure 1: From the Hardware menu, select Create or Import Peripheral and click next




Figure 2: Select create template for new peripheral and click next




Figure 3: Select to an XPS project and click next




Figure 4: Give a name to your peripheral and click next




Figure 5: Select the bus standard for the peripheral. For the current peripheral we are going to use a high throughput AXI4 interface




Figure 6: This window shows the architecture of the peripheral. Since our IP always acts as a slave to the processor, keep the *User logic master support* unchecked and click next




Figure 7: Check the *Read FIFO* option so that a FIFO is instantiated with in the peripheral for high performance. Keep the data width as 32 since that is the AXI data width. and click next




Figure 8: The peripheral is seen by the processor as a memory mapped region. We can optionally partition the peripheral memory map to several regions based on address range. For the present case, we use a single address range. Simply click next.




Figure 9: This window lists all the AXI4 bus signals, click next




Figure 10: We are not going to do simulation of the IP, click next




Figure 11: In this window select the *Generate stub user logic in verilog* option, so that we can work on verilog. The top file of the IP is always generated in VHDL. But we don't have to touch it. Click next




Figure 12: Click finish and the IP is generated.




Figure 13: You can see the IP generated listed under Project local Pcores → User in the IP catalog pane. If not select Project menu and then Rescan User repositories.




Figure 14: All the files corresponding to the IP are generated inside the pcores directory of the current EDK project directory




Figure 15: The IP core directory contains three folders namely data,devl, and hdl. The hdl folder contains all the hardware code. Go and open it.




Figure 16: The vhdl folder contains the top file (bus interface and stuff) for the IP and the verilog folder contains the user logic. The user logic is automatically instantiated within the top file. Open the verilog folder and the user_logic.v file

```

// -- DO NOT EDIT BELOW THIS LINE -----
// -- Bus protocol ports, do not add to or delete
..... IP2Bus_AdrAck;
..... [C_SLV_DWIDTH-1 : 0] ..... IP2Bus_Data;
..... ..... IP2Bus_RdAck;
..... ..... IP2Bus_WrAck;
..... ..... IP2Bus_Error;
// -- DO NOT EDIT ABOVE THIS LINE -----


//-----
// Implementation
//-----

```

Figure 17: There is an example implementation for reading and writing to a memory. We are interested only on the interface signals. All of them are not relevant to us. We just want to know what are the signalling for reading and writing.




Figure 18: This is an example write case, where data is being written into the user logic (by the processor). The *CS* signal remains high until the user logic acknowledges the data with *IP2Bus_WrAck*. Similarly *Bus2IP_RNW* (read not write) remains low throughout the operation. *Bus2IP_WrReq* remains high only for one clock cycle. The user logic should acknowledge the input address as well as the data. These two can happen on the same clock or on different clocks. If acknowledges on different clock cycles, address acknowledge should precede write acknowledge. From the diagram any easy way to generate address acknowledge if we don't care what is the target address?




Figure 19: This is the read case. Similar to write case but *Bus2IP_RNW* remains high and the user logic should provide the output data along with read acknowledge

1 Instantiating other modules within the user logic

Suppose we need to instantiate an already built module into the user logic such as a FIFO or a filter. If the interface of this module is different from what is provided in the user logic, how this could be done? This is exactly what we are going to face. The FFT core that we will instantiate with in the user logic is having AXI-stream interface. Now somehow we need to map this stream interface to the user logic interface described before. The general AXI-stream interface signals are given below.




Figure 20: AXI stream signalling

In AXI-stream, whichever device is sending data is called a master device and whichever device receives data is called a slave device. So usually each device will have a master interface as well as a slave interface. From the diagram, it could be seen that there is no address for this interface and data is continuously streamed. Whenever a device wants to send data, it asserts valid high and places the data on the data bus. Whenever a device is ready to accept data, it asserts ready high. A data transaction happens when both valid and ready are asserted. A master device should hold the data on the bus until the slave device asserts ready signal. Now just think how this interface can be mapped to the user logic interface for the custom IP??