

#### Lab assignment 4:

# Nios V multiprocessor implementation, parallel programming, and performance evaluation

Computer Architecture (40969)
School of Computer Science (EII)
University of Las Palmas de Gran Canaria


#### Main goals

- Implement parallel programs on two Nios V multiprocessors with the goal of significantly reducing the execution time of the programs.
- Measure and compare the execution times of the parallel programs with the corresponding sequential versions using the DEO-Nano board.
- Evaluate the performance of the Nios V multiprocessors for different amounts of processed data.
- Compare the performance of the various Nios V multiprocessors.
- Implement the parallel programs on the DE0-Nano board.
- Keywords: multithreaded programming, parallelism, multiprocessors, thread synchronization, performance evaluation, Nios V, DE0-Nano.

#### Scheduling: 3 sessions, 1 session/week


- Session 1:
  - Microarchitecture of Nios V-based parallel SoC computer + memory hierarchy + software
- tools + Nios V Command Shell.
  - Tutorial-1: hi\_guys (0.5 h).
  - Tutorial-2: hi\_mutex (0.5 h).
- Session 2:
  - Tutorial-3: Matrix × Vector. Proposal: Matrix × Matrix.
- Session 3:
  - Implementation of Matrix × Matrix algorithm using dual-core Nios V/m and Nios V/g multiprocessors


#### Soft SoC based on Nios V dual-core multiprocessors




### Implementation of Nios V dual-core multiprocessors on DE0-Nano board

- FPGA desing: Intel Quartus Prime Standard Edition Design Suite 24.1
- Two different Nios V dual cores (cores: master & slave)
  - 2 x Nios V/m (DualCoreNiosVm): pipelined, without cache
  - 2 x Nios V/g (DualCoreNiosVg): pipelined, iCache (4 KiB) + dCache (4 KiB) + hardware multiplier






### Memory addresses for Nios V cores



32 bits architecture



#### Map of memory addresses


- Interval Timer.s1
- on-chipMEM2.s1
- on-chipMEM\_SRAM.s1 MESSAGE\_BUFFER\_RAM\_BASE
- BUFFER (message\_buffer\_ram.s1)
- MUTEX (message\_buffer\_mutex.s1)
- SDRAM.s1
- intel\_niosv\_m\_0 (dentro de SDRAM)
  - resetVector={SDRAM.s1,0x 0000 0000},
  - exceptionVector={SDRAM.s1,0x 0000 0020},
  - mhartid CSR value = 0x0
- intel\_niosv\_m\_1 (dentro de SDRAM)
  - resetVector={SDRAM.s1,0x 0040 0000},
  - exceptionVector={SDRAM.s1,0x 0040 0020},
  - mhartid CSR value = 0x1

- 0x 1000 2000 0x 1000 201F (32 bytes)
- 0x 0900 0000 0x 0900 1FFF (8 KiB)
- Ox 0800 0000 Ox 0800 1FFF (8 KiB)
- →0x 0820 0000 0x 0820 03FF (1 KiB)
- 0x 0820 0400 0x 0820 0407 (8 bytes)
- 0x 0000 0000 0x 01FF FFFF (32 MiB)
- 0x 0000 0000 0x 003F FFFF (4 MiB)


0x 0040 0000 - 0x 007F FFFF (4 MiB)

#### Memory organization for one core

- Code entry point
- Exception address
- Memory limits
- Memory size
- Address range
- Linking zones :
  - instructions, data, stack, heap



- Code entry points
- Exception addresses
- Memory limits
- Memory size
- Address range
- Linking zones :
  - instructions, data, stack, heap



#### Software projects for Nios V

- Software Build Tools:
  - BSP projects: niosv-bsp.exe → system.h file is generated
  - Compile and link C projects: niosv-app.exe, cmake, make → \*.elf files are generated
- Nios V Command Shell, comands:
  - Configure FPGA of DEO-Nano board: \$ quartus pgm <file>.sof (file DEO-nano= DEO\_Nano\_DualCore\_NiosVm.sof)
  - Download programs in memory and begin execution: \$ niosv-download -r -g -i <ID processor> <file>.elf
  - View messages on the display: \$ juart-terminal.exe
  - Register measures: pen + paper
- Tutorials for two Nios V dual-core in this lab assigment:
  - Tutorial-1 (sequential): hi\_guys
  - Tutorial-2 (parallel): hi\_mutex
  - Tutorial-3 (sequential & parallel): Matrix × Vector

#### Tutorial-1 (one core), hi\_guys: dualCoreNVm\_app0\_Q24.c

```
#include <stdio.h>
int main()
{
   printf("Hello everybody from Nios V/m soft processor Q24.1 !\n");
   return 0;
}
```

#### Tutorial-1 (1 core): hi\_guys

Please, follow steps described in Part 2 of the document for Lab Assignment 4.

- 1. Open: Nios V Command Shell Tools
- 2. BSP files for both cores of Nios V multiprocessor are created
- 3. Compile and link Tutorial-1 application whose source file is dualCoreNVm\_app0\_Q24.c
- 4. DEO-Nano board configuration
- 5. Program download and execution
- 6. Display output message on the screen

Hello everybody from Nios V/m soft processor Q24.1 !

#### Tutorial-2 (2 cores): multithread programming

- Programming methodology: multithread programming, two programs are developed, one for each core of the dual-core multiprocessor.
- Synchronizing threads use
  - Shared variables stored in the memory address space
  - Mutual exclusion controller called MUTEX
- Functional description of parallel program:
  - Thread-1: increases and updates a shared variable like a counter
  - Thread-2: reads the shared variable and shows it on display using printf

#### **Tutorial-2: multithread programming**

2 cores: intel\_niosv\_m\_{0,1}

2 threads: dualCoreNVm\_app1\_semaforo\_{0,1}.c

```
/* Source code for master thread: dualCoreNVm app1 semaforo 0.c */
#include <stdio.h>
                                                       intel_niosv_m_0
#include <system.h>
#include <altera avalon mutex.h>
                                                               (core 1)
#include <unistd.h>
int main(){
// address memory for a shared message buffer: 0x 0820 0000
volatile int * message buffer ptr = (int *) MESSAGE BUFFER RAM BASE;
printf("Hello, I am Semaforo 0\n");
/* driver for mutex controller */
alt_mutex_dev* mutex = altera_avalon_mutex_open("/dev/message_buffer_mutex");
                                                  intel niosv m 0
int message buffer val = 0x0;
int iterations
                       = 0x0:
                                               READ shared variable
while(1) {
                                                message_buffer_val
 iterations++;
 /* Master core wants to lock the mutex controller, using an ID with value 1 */
 altera_avalon_mutex_lock(mutex,1);
 message buffer val = *(message buffer ptr); /* read the value from shared buffer */
 altera_avalon_mutex_unlock(mutex); /* free mutex */
 printf("CPU - iter: %i - message buffer val: %08X\n", iterations, message buffer val);
 usleep(4000000); /* wait 4 seg = 4000000 useg = 410^6 useg */
return 0;
```

```
/* Source code for slave thread: dualCoreNVm app1 semaforo 1.c */
#include <stdio.h>
#include <system.h>
                                  intel_niosv_m_1
#include <altera avalon mutex.h>
                                          (core 2)
int main(){
// address memory for a shared message buffer: 0x 0820 0000
volatile int * message buffer ptr = (int *)
                       MESSAGE BUFFER RAM BASE;
/* driver for mutex controller */
alt mutex dev* mutex =
altera avalon mutex open("/dev/message buffer mutex");
int message buffer val = 0x0;
while(1) {
 /* Slave core wants to lock the mutex controller, using an ID 2 */
 altera_avalon_mutex_lock(mutex,2);
 /* save message_buffer_val variable in the message buffer */
 *(message buffer ptr) = message buffer val;
 altera_avalon_mutex_unlock(mutex); /* free mutex */
 /* shared variable message buffer val is increased */
 message buffer val++;
                              Only intel_niosv_m_1
return 0;
                         UPDATES message_buffer_val
```

#### Map of memory addresses

mutex

- Interval Timer.s1
- on-chipMEM2.s1
- on-chipMEM\_SRAM.s1 MESSAGE\_BUFFER\_RAM\_BASE
- BUFFER (message\_buffer\_ram.s1)
- MUTEX (message\_buffer\_mutex.s1)
- SDRAM.s1
- intel\_niosv\_m\_0 (dentro de SDRAM)
  - resetVector={SDRAM.s1,0x 0000 0000},
  - exceptionVector={SDRAM.s1,0x 0000 0020},
  - mhartid CSR value = 0x0
- intel\_niosv\_m\_1 (dentro de SDRAM)
  - resetVector={SDRAM.s1,0x 0040 0000},
  - exceptionVector={SDRAM.s1,0x 0040 0020},
  - mhartid CSR value = 0x1

- 0x 1000 2000 0x 1000 201F (32 bytes)
- 0x 0900 0000 0x 0900 1FFF (8 KiB)
- 0x 0800 0000 0x 0800 1FFF (8 KiB)
- →0x 0820 0000 0x 0820 03FF (1 KiB)
- 0x 0820 0400 0x 0820 0407 (8 bytes)
- 0x 0000 0000 0x 01FF FFFF (32 MiB)
- 0x 0000 0000 0x 003F FFFF (4 MiB)

0x 0040 0000 - 0x 007F FFFF (4 MiB)

#### Tutorial-2 (2 cores): hi\_mutex

Please, follow steps described in Part 2 of the document for Lab Assignment 4.

- 1. Open: Nios V Command Shell Tools
- 2. Reuse BSP files for both cores of Nios V multiprocessor created in Tutorial-1
- 3. Compile and link Tutorial-2 master application whose source file is dualCoreNVm\_appl\_semaforo\_0\_Q24.c
- 4. Compile and link Tutorial-2 slave application whose source file is dualCoreNVm\_app1\_semaforo\_1\_Q24.c
- 5. DEO-Nano board configuration
- 6. Program download and execution
- 7. Display output message on the screen

```
Hello, I am Semaforo_0

CPU - iteration: 1 - message_buffer_val: 00000000

CPU - iteration: 2 - message_buffer_val: 00000000

CPU - iteration: 3 - message_buffer_val: 0000274F

CPU - iteration: 4 - message_buffer_val: 00011BDF

CPU - iteration: 5 - message_buffer_val: 00021086

CPU - iteration: 6 - message_buffer_val: 00030530

CPU - iteration: 7 - message_buffer_val: 0003F9DA

CPU - iteration: 8 - message_buffer_val: 0004EE85
```

## Tutorial-3: multithread parallel programming and performance evaluation of dual-core Nios V multiprocessors

- Benchmark : multiplication Matrix × Vector
- Objective 3-1: performance evaluation of a sequential benchmark
- Objective 3-2: performance evaluation of a parallel benchmark for two 2-core multiprocessors: 2 x Nios V/m y 2 x Nios V/g
- Objective 3-3: develop a program for <u>Matrix × Matrix</u> multiplication on 2-core Nios V multiprocessors and evaluate performance


#### Benchmark: multiplication Matrix × Vector


- Mathematics operation :  $y = A \cdot x$
- Main C source code:

```
n : number of rows and elements of vectors: x and y
m: number of columns
      for (i=0; i<n; i++) {
         for(j=0; j<m; j++) y[i] += A[i*m+j] * x[j];
                                                         A[i*m+j]
```

```
int main(){
                                                                                  Sequential benchmark
// Shared memory addresses for A matrix and x, y vectors
                                                                                  for 1-core: source code
volatile int * A
                  = (int *) 0x100000; // 16x16x4=1KiB: 0x100000 - 0x1003FF
                                                                                  (MV serie 2025.c)
volatile int * x = (int *) 0x100400; // 16x1x4=64B: 0x100400 - 0x10043F
volatile int * y
                  = (int *) 0x100800; // 16x1 x4=64 B: 0x100800 - 0x10083F
                                                                                          Intel_niosv_{m,g}_0
// COMPUTING - Matrix x Vector repeated Niter times
                                                                                                   (core 1)
int local n
                 = n;
int my first row = 0; // first matrix raw
int my last row = local n - 1; // last matrix raw
for (k = 0; k < Niter; k++) {
                                                                                 CORE-2 (intel niosv {m,g} 1)
          iteraciones++; ← − − Repetitions of the Matrix-Vector loop
                                                                             Addresses: 0x 0040 0000 ... 0x 007F FFFF
                                                                            Size: 4 MiB (4x16<sup>5</sup>)
          for (i = my first row; i <= my last row; i++) {
                                                                                                        ► 0x 0040 0020
           for(i = 0; i < m; i++) y[i] += A[i*m + i] * x[i];
                                                                                   CORE-1 (intel_niosv_{m,g}_0)
                                                                                Addresses: 0x0000 0000 ... 0x 003F FFFF
                                                                                 Size: 4 MiB (4x165)
.rwdata (datos)
                                                   Computing load
```

#### Fork/Join model for parallel programming





#### Multithread parallel program

#### **Master thread**

main() {

```
Slave thread
```

main() {

```
// Master begins FORK
*(message buffer ptr)
                           = 15
// Master is ready and wait for slave response
*(message_buffer_ptr_fork) = 1
// Master sends number of threads
*(message buffer threads) = thread count;
//Master sends the number of iterations,
each of them the Matrix x Vector is done
*(message buffer Niter)
                           = Niter:
// Master sends both threads are
synchronized in FORK stage
*(message buffer ptr)
                            = 5
// Master is ready and wait for slave response
*(message buffer ptr join) |= 1
// Master sends both threads are synchronized
in JOIN stage
*(message buffer ptr) = 6
```

MEMORY INITIALIZATION

FORK SYNCHRONIZATION

**COMPUTING** 

JOIN SYNCHRONIZATION

DISPLAY OF RESULTS

```
MEMORY INITIALIZATION
```

FORK SYNCHRONIZATION

**COMPUTING** 

JOIN

```
SYNCHRONIZATION
```


```
// Slave reads shared variables in RAM
message buffer val
            = *(message buffer ptr);
message buffer val fork
            = *(message buffer ptr fork);
thread count
            = *(message buffer threads);
            = *(message buffer Niter);
Niter
// Slave updates shared variable
*(message_buffer_val_fork) |= 2;
// Slave reads shared variables in RAM
message buffer val join
            = *(message buffer ptr join);
// Slave updates shared variable
*(message buffer ptr join) |= 2;
```

#### Benchmark: partition of the computing load

#### **COMPUTING**

C ource code for both threads/programs:

```
Core/Thread 1: rank = 0
                 Core/Thread 2: rank = 1
                 thread_count = 2
                 Niter = ...
                      = n / thread count;
int local n
int my first row
                      = rank * local n;
                                              // first matrix raw
int my_last_row
                      = (rank+1) * local n - 1; // last matrix raw
for (k1 = 0; k1 < Niter; k1++) {
           iteraciones++;
           for (i = my first row; i <= my last row; i++) {
               dumy = y[i];
               for(j = 0; j < m; j++){
                       dumy += A[i*m+j] * x[j];
               y[i] = dumy;
```



### Performance evaluation of the Nios V multiprocessor, sequential version (MV\_serie\_2025.c)


#### • Objective 3-1:

- Register execution times for <u>4 computing loads</u>. Parameters:
  - Niter = 1000, 2000, 5000, 10000.
- Performance evaluation: <u>fill in Table 2</u> (only total execution time)
  - Computing: time needed for Matrix × Vector algorithm
  - Total: time needed from the begining to the end of the program
- Repeat measurements for:
  - Nios V/m (FPGA configuration: DEO\_Nano\_DualCoreNiosVm.sof)
  - Nios V/g (FPGA configuration: DEO\_Nano\_DualCoreNiosVg.sof)
- Justify results:
  - Is it reasonable that doubling the number of arithmetic operations and memory accesses would cause the execution time of one of the Nios V/m processors in the DualCoreNiosVm multiprocessor to be doubled?
  - Why?

#### Performance evaluation of Nios V/{m,g}

Table 2: Measurements of execution time of the Matrix × Vector sequential algorithm for one of the processors (intel\_niosv\_m\_0) integrated into a Nios V/m dual-core multiprocessor.

The measurements for the Nios V/g processor are also included (intel\_niosv\_g\_0).




### Performance evaluation for the 2-core Nios V/{m,g} multiprocessors

- **Objective 3-2** Execution and performance evaluations of the Matrix × Vector algorithm using 2-core Nios V multiprocessors:
  - Run using **DualCoreNiosVm** multiprocessor (2-core: 2 × Nios V/m)
  - Register execution times activating one thread, using the intel\_niosv\_m\_0 core of the multiprocessor for 4 working loads. Parameters:
    - Nthreads = 1
    - Niter = 1000, 2000, 5000, 10000.
  - Register execution times activating two threads, using the intel\_niosv\_m\_0 and intel\_niosv\_m\_1 cores of the multiprocessor for 4 working loads. Parameters:
    - Nthreads = 2
    - Niter = 1000, 2000, 5000, 10000.
  - Performance evaluation: fill in Table 3 (see next slide)
  - Repeat experiments using **DualCoreNiosVg** (2-core: 2 × Nios V/g)
  - Justify results: Are these results similar to those obtained for Objective 3-1?, why?

### Performance evaluation for the <u>2-core</u> Nios V/{m,g} multiprocessors

Table 3: Performance evaluation of the Matrix  $\times$  Vector algorithm for 1 and 2 threads using intel\_niosv\_m\_0, intel\_niosv\_m\_1 and intel\_niosv\_g\_0, intel\_niosv\_g\_1 processors of the two Nios V/{m,g} multiprocessors. Legend:  $N_{iter}$  is the number of repetitions of the Matrix  $\times$  Vector algorithm.



FPGA configuration	Number of	$N_{iter}$	Time $(ms)$	Speed-up	Parallelism		
	threads				efficiency	٦.	
DEO_Nano_DualCoreNiosVm.sof	1	1000		1	100 %		
DEO_Nano_DualCoreNiosVm.sof	1	2000		1	100 %		1-thread
DEO_Nano_DualCoreNiosVm.sof	1	5000		1	100 %		
DEO_Nano_DualCoreNiosVm.sof	1	10000		1	100 %		
DEO_Nano_DualCoreNiosVm.sof	2	1000					
DEO_Nano_DualCoreNiosVm.sof	2	2000					2-threads
DEO_Nano_DualCoreNiosVm.sof	2	5000					2 till cads
DEO_Nano_DualCoreNiosVm.sof	2	10000					
DEO_Nano_DualCoreNiosVg.sof	1	1000		1	100 %	7	
DEO_Nano_DualCoreNiosVg.sof	1	2000		1	100 %	L	1-thread
DEO_Nano_DualCoreNiosVg.sof	1	5000		1	100 %	Γ	1-tilleau
DEO_Nano_DualCoreNiosVg.sof	1	10000		1	100 %		
DEO_Nano_DualCoreNiosVg.sof	2	1000				ן ל	
DEO_Nano_DualCoreNiosVg.sof	2	2000					2 thusada
DEO_Nano_DualCoreNiosVg.sof	2	5000					2-threads
DEO_Nano_DualCoreNiosVg.sof	2	10000					

### Performance evaluation of the Nios V/{m,g} multiprocessors using the Matrix × Matrix benchmark

- **Objective 3-3** Develop, run, and evaluate the performance of a Matrix × Matrix (C[] = A[] × B[]) benchmark that multiplies two matrices:
  - Code the algorithm using  $8 \times 8$  matrices
  - Run the program using DualCoreNiosVm (2 cores: 2 × Nios V/m) y DualCoreNiosVg (2 cores: 2 × Nios V/g). Parameters:
    - thread\_count =1, 2.
    - Niter = 1000, 2000, 5000, 10000.
  - Performance evaluation: fill in a table similar to Table 3 for this new algorithm
  - Justify results: Are these results similar to those obtained for Objective 3-2?, why?