

### Lab Assignment 3:

## Performance evaluation of pipelined processors

Computer Architecture (40969)
School of Computer Science (EII)
University of Las Palmas de Gran Canaria

## Main goals of Lab 3


- Performance evaluation of the Nios V/g pipelined processor and comparison with the Nios V/m pipelined processor: CPI, operations/sec.
- Analyze the effect on Nios V/g performance of the machine instruction reordering software technique.
- Propose the realization of a theoretical exercise in which a possible change in the Nios V/g microarchitecture is evaluated.

## Scheduling: 4 weeks

- S1: Section 1; 2 hours
- S2: Section 2; 2 hours
- S3: Sections 3 y 4; 2 hours
- S4: Test; 1.5 hours

## Soft processors: Nios V/{m,g}

#### Nios V/m



**RISC-V ISA: RV32IZicsr** 

Multicycle: mínimum 4 clk/inst

**Pipelined**: 5 pipes

WITHOUT instruction cache


WITHOUT data cache

f = 50 MHz

Configuration file of the pipelined version for the DEO-Nano board:

"DE0\_NanoBasic\_Computer\_22jul24.sof"

#### Nios V/g



RISC-V ISA: RV32IMZicsr

<u>Pipelined</u>: 5 pipes

WITH instruction cache

WITH data cache

WITH dynamic branch prediction

f = 50 MHz

Configuration file for the DEO-Nano board: "DEO NanoBasic Computer 23jul24.sof"

## Instruction phases for the "multicycle" Nios V/m

Table 21. Processor Non-pipelined Stages

Stage	Denotation	Function				
F	Instruction fetch	Pre-decode for register file read				
D	Instruction decode	<ul> <li>Decode the instruction</li> <li>Register file read data available</li> <li>Hazard resolution and data forwarding</li> </ul>				
E	Instruction execute	<ul> <li>ALU operations</li> <li>Memory address calculation</li> <li>Branch resolution</li> <li>CSR read/write</li> </ul>				
М	Memory	<ul> <li>Memory and multicycle operations</li> <li>Register file write</li> <li>Next PC logic</li> <li>Branch redirection</li> </ul>				

• Issue: 1 instruction / cycle

Commitment: 1 instruction / cycle

Base CPI = 4 cycles

• Stalls: multicycle operations, data dependences


## Pipes for the Nios V/{m,g} cores

Table 63. Processor Pipeline Stages

Stage	Denotation	Function
F	Instruction fetch	<ul> <li>PC+4 calculation</li> <li>Next instruction fetch</li> <li>Pre-decode for register file read</li> </ul>
D	Instruction decode	Decode the instruction     Register file read data available     Hazard resolution and data forwarding
E	Instruction execute	<ul> <li>ALU operations</li> <li>Memory address calculation</li> <li>Branch resolution</li> <li>CSR read/write</li> </ul>
М	Memory	Memory and multicycle operations     Register file write     Branch redirection
W	Write back	Facilitates data dependency resolution by providing general-purpose register value.


- Issue: 1 instruction / cycle
- Commitment: 1 instruction / cycle
- Base CPI = 1 cycle
- Stalls: multicycle operations, data dependences

### Soft SoCs






### DEO-Nano Nios V/{m,g} Basic Computers




FPGA Layout, Nios V/m + SDRAM Logic elements: 36 %, max. freq.: 124.47 MHz



FPGA Layout, Nios V/g + SDRAM Logic elements: 57 %, max. freq.: 122.13 MHz


### Critical Path

#### **FPGA layout**



## Part 1: Analysis of the usage of instructions types in a benchmark program and the CPI of Nios V/{m,g} processors

General Description. A synthetic benchmark program named benchNIOSV2024\_dotProduct is used to analyze the instruction usage of the 32-bit RISC-V instruction set. This program performs the scalar product of two vectors repeatedly, as many times as specified by the program constant ITER\_BENCH. Additionally, the CPI of the Nios V/{m,g} processors is calculated.



## **PART 1:** benchNIOSV2024\_dotProduct

### Parte 1: Objetives

- Objective 1: Classify the instructions by counting the number of times each instruction is executed in the PRODUCT\_ESCALAR subroutine of the source code located in the file: producto\_escalar.s. A flowchart of the main activities performed in the benchmark is shown in the transparency above.
- Objective 2: Next, calculate the total number of instructions executed and the percentage of each type of instruction (ALU, MEMORY, JUMP, OTHER) by filling in Table 1.
- Objective 3: Record the total number of clock cycles in which the benchmark is executed, both for the Nios V/m and Nios V/g processors, and calculate the CPI of the program. Important:
   Note that the non-kernel portion of the benchmark does not contribute a significant number of instructions to the CPI calculation.

## Part 1: hands-on exercises using Nios V/m

- Create a new directory, for example: part1 and make cd. Execute the following command in the Nios V Command Shell Window.
- 2. Copy the files: benchNIOSV2024\_dotProduct.s, productoEscalar.s, escribir\_jtag.s, DIV.s, BCD.s, Makefile in this directory
- 3. Compile and link the benchmark program: benchNIOSII\_dotProduct.
- 4. Configure the FPGA in the DEO-Nano board using the file DEO\_NanoBasic\_Computer\_22jul24.sof into the board DEO-Nano
- 5. Execute step by step to count the type of instruction.

## Part 1: hands-on exercises using Nios V/g

The same steps as for Nios V/m except the configuration file for the DEO-Nano board:

DEO\_NanoBasic\_Computer\_23jul24.sof

```
Administrator Nios V Shell

Entering Nios V shell

Microsoft Windows [Versión 10.0.19045.5131]

(c) Microsoft Corporation. Todos los derechos reservados.

[niosv-shell] C:\altera\23.1std>

Nios V Command Shell (integrated into Intel/Altera Quartus Prime Standard 23.1)
```

- \$ cd <project directory>
- \$ sh
- \$ make help --> help for Makefile
- \$ jtagconfig.exe
- (modify Makefile: SOFfile, LINKfile)
- \$ make --> compila & link, output: "benchNIOSV2024 dotProduct.elf"
- \$ make configure
- \$ make download
- \$ juart-terminal.exe

```
C:/altera/12.1sp1/University_Program/NiosII_Computer_Systems/DE0-Nano/DE0-Nano_Basic_Computer_NiosVm_conSDRAM/verilog/software/niosv/ACpractica3niosv/Part1 # juart-terminal.exe juart-terminal: connected to hardware target using JTAG UART on cable juart-terminal: "USB-Blaster [USB-0]", device 1, instance 0 juart-terminal: (Use the IDE stop button or Ctrl-C to terminate)

PRESS KEY A TO START THE BENCHMARK: A
... RUNNING ...
cYCLE COUNTER (CLK@50mhZ): 0000000021225909 nUMBER OF ITERATIONS DONE: 00005000 bye!
```

Nios V

Command

Shell

## Parte 1: Table 1

ALU instructions	Number of executions	MEMORY instructions	Number of executions	BRANCH & Number of executions instructions		OTHER instructions	Number of executions
addi		lw		beq		nop	
•••		•••		•••		•••	
•••		•••				•••	
Total ALU instructions		Total MEMORY instructions		Total BRANCH & JUMP instructions		Total OTHER instructions	
N (total number of executed instructions)							
% ALU		% MEMORY		% BRANCH & JUMPS		% OTHER	
Cicles Nios V/m				Cicles Nios V/g			
Total CPI of program Nios V/m				Total CPI of program Nios V/g			

#### Questions

#### Question 1.

What type of program is benchNIOSV2024\_dotProduct.elf: arithmetic, memory, or branch/jump? Justify and argue your answer.

#### Question 2.

Taking the following average number of cycles per instruction for the Nios V/m and Nios V/g soft processors: 1 cycle (ALU ops), 1 cycle (memory ops), 2 cycles (jump and branch ops), calculate the theoretical CPI of the program when both processors execute the benchmark program. Justify and argue your answer.

#### Question 3.

What are the differences you found out in the values obtained for the CPIs of Nios V/m and Nios V/g processors? What are the causes for these differences? Justify and argue your answer.


# Part 2. Analysing the limitations of the 'operationsALU/second' ratio of a benchmark program on the Nios V/m and Nios V/g pipelined processors

General Description. This part evaluates the limits of each Nios V/{m,g} soft processor in terms of the number of ALU operations it can perform in each unit of time. In particular, the limits measured in 'ALU operations/second' caused by the <u>ALU functional unit</u> of the processors, the <u>memory hierarchy</u> of the SoC embedded computer and the need to execute jump instructions are analysed.

### Parte 2: Objetive

Obtain the curve 'ALU operations/second "versus "ALU operations/byteMEMORY' (see Figure "roofline"). This curve represents the performance level of the Nios V processor measured in number of ALU operations performed per unit time.

## "roofline" curve: "ALUoperations/second" vs. "ALUoperations/memory-byte"



#### **START** Control registers initialized + text on screen + waiting for **PROLOGUE** pressing key 'a' **Activate Timer** Time registration: t<sub>1</sub> Kernel Niter = 1000 No ¿Niter > 0? Yes Niter - -**ROOFLINE** Time registration: t<sub>2</sub> Compute: $t_{CPU} = t_2 - t_1$ **EPILOGUE** A message with the execution time $(t_{CPII})$ is shown on screen **END**

## PARTE 2: benchNIOSV2024\_roofline.s


```
lw
             t4, 0(t4) /* r4 = Niter, number of iterations */
IOOP:
/* Begin: ZONE 1 for memory accesses */
                          t5, 0(t2) /* carga A */
/* End: Zone for memory accesses */
/* Begin: ZONE 2 for ALU operations*/
             add
                          t5, t5, t5
/* End: Zone for ALU operations */
/* 2 ALU instructions, they must not be commented */
                          t6, t6, 1 /* contador iteraciones realizadas++ */
             addi
                          t4, t4, 1 /* Niter-- */
             subi
/* Begin: ZONE 3 for an internal loop with multiple branch instructions */
                          t1, zero, NiterInternas /* NiterInternas = 1,5,20,47,... */
bucleInterno:
                          t5, t5, t5
             add
                          t1, t1, -1
             addi
                          t1, zero, bucleInterno
             bgt
/* End: ZONE 3 for an internal loop that forces multiple branch instructions */
/* End of LOOP, this instruction must not be commented */
                           zero, t4, LOOP
             bgt
```

ID	kernel: roofline.s		X coordinate ALUoperations/	Iterations (N <sub>iter</sub> )	N (executed instructions,					
	Number of executed instructions per iteration					Nios V/{m,g}, frequency (f)= 50 MHz				
	lw/sw	ALU	br/j	memory-byte (ALU / 4 * lw/sw)	(Niter)	N <sub>iter</sub> * [lw/sw+ALU+ br/j])	cycles	t <sub>CPU</sub> (sec=cycles / f)	Y coordinate ALUoperations/sec (N <sub>iter</sub> * ALU / t <sub>CPU</sub> )	CPI (cycles / N)
1	4	3	1		1000					
2	3	3	1		1000					
3	2	3	1		1000					
4	1	3	1		1000					
5	1	4	1		1000					
6	1	5	1		1000					
7	1	7	1		1000					
8	1	11	1		1000					
9	1	15	1		1000					
10	1	19	1		1000					
11	1	23	1		1000					
12	1	27	1		1000					
13	1	31	1		1000					
14	1	35	1		1000					
15	1	39	1		1000					
16	1	47	1		1000					
17	1	50	2		1000					
18	1	58	6		1000					
19	1	88	21		1000					
20	1	142	48		1000					
21	1	848	401		1000					
22	1	1048	501		1000					

## Part 2: Table 2

(one for Nios V/m and another for Nios V/g)

## Lab 3. Performance evaluation of pipelined processors: ALUops/sec, Cycles-per-instruction



#### Questions

#### Question 4.

What number of ALU operations per memory-byte the processors Nios  $V/\{m, g\}$  are "compute-bound", i.e., the program is limited by ALU operations? Which is the maximum number of ALU operations per second for the Nios V/m processor? What is the maximum number of ALU operations per second achieved by the Nios V/g processor? Justify and argue your answer.

#### Question 5.

Which is the maximum percentage of performance reduction for the Nios  $V/\{m,g\}$  processors when the branch instructions are executed?

#### Question 6.


Is the benchmark program used in Part 1, (benchNIOSV2024\_dotProduct memory-bound or compute-bound? Justify and argue your answer.

## Part 3. Influence of instruction reordering on performance of Nios V/m y Nios V/g pipelined processors

General description. A new synthetic benchmark program called benchNIOSV2024 bypassing is used to evaluate the effect of true data (RAW) dependencies between load instructions and ALU instructions. This benchmark program is similar to Parts 1 and 2 of this lab assignment except that the computation kernel has been modified and is now located in a file named bypassing.s. Next, we propose to apply the instruction reordering technique to reduce the execution time of the benchmark program using the Nios V/m and Nios V/g pipelined processors.

### **PART 3:**





### Part 3: VERSION 3

- Reorder the location of instruction in the LOOP of Version 1 to reduce execution time  $(t_{\text{CPU}})$
- Register execution time (t<sub>CPU</sub>) for Nios V/m and Nios V/g processors
- Calculate speed-up
- Calculate total CPI
- Calculate the CPI due to stall cycles from data dependences between lw -> add instructions

## Benchmark output

```
rEORDERING RISC-V INSTRUCTIONS

press key a to start the benchmark: a
... RUNNING ...
cycle counter (clk@50mhz): 000000000013144
nUMBER OF ITERATIONS DONE: 00000001
bye!
```

## PART 4: Designing a new pipelined processor

# Original Processor 5 pipes lw r1, r2 lnmediate = 0 lw r1, inmediato(r2) addi r2, r2, inmediato lw r1, r2

Calculate the additional percentage of executed instructions needed for the new processor focussing only on the PRODUCTO\_ESCALAR subroutine that was coded in Part 1