#### Lab Assignment 1:



# RISC-V instruction set architecture and programming of Nios V/m processor




Computer Architecture (40969) Computer Science School (EII) University of Las Palmas de Gran Canaria



#### Summary

- · Hierarchy of computer abstraction levels
- · Elements of RISC-V instruction set architecture
- Nios V soft processor operating modes
- General purpose and control registers
- · Access to the address apace
- Types of RISC-V instructions
- Example of a RISC-V assembler program
- Subroutines

#### Remote Computer Architecture Laboratory



#### Example of a RISC-V assembler program

```
/* executable code follows */
        .text
        .global _start
_start:
                x16, 0x10000010
                                         /* green LED base address */
        la
                                         /* slider switch base address */
                x15, 0x10000040
        la
                x17, 0x10000050
                                         /* pushbutton KEY base address */
        la
                x19, LEDG_bits
        la
                x6, 0(x19)
                                         /* load pattern for LEDG lights */
        lw
DO_DISPLAY:
                x4,0(x15)
                                         /* load slider (DIP) switches */
        lw
                x5,0(x17)
                                         /* load pushbuttons */
        lw
                x5, x0, NO_BUTTON
        beq
                x6, x4
                                         /* use SW values on LEDG */
        mv
                a0, zero, x4
        add
        add
                a1, zero, 8
        jal
                ra, rotl
        add
                x4, a0, zero
                x6, x6, x4
        or
        add
                a0, zero, x4
        add
                a1, zero, 8
        jal
                ra, rotl
Lab1/4
```

### Example of a RISC-V assembler program

```
add
                x4, a0, zero
                x6, x6, x4
        or
                a0, zero, x4
        add
                a1, zero, 8
        add
        jal
                ra, rotl
        add
                x4, a0, zero
                x6, x6, x4
        or
WAIT:
                x5, 0(x17)
                                         /* load pushbuttons */
        lw
                                         /* wait for button release */
                x5, x0, WAIT
        bne
NO_BUTTON:
                x6, 0(x16)
                                         /* store to LEDG */
        SW
                a0, zero, x6
        add
        add
                a1, zero, 1
        jal
                ra, rotl
        add
                x6, a0, zero
                ×7, 150000
                                         /* delay counter */
DELAY:
                ×7, ×7, -1
        addi
                x7, x0, DELAY
        bne
                zO_DISPLAY
```

Lab1/5

## Example of a RISC-V assembler program

#### rotl:

```
sll a2, a0, a1
sub a4, zero, a1
srl a3, a0, a4
or a0, a2, a3
ret
```

.data

LEDG\_bits:

.word 0x0F0F0F0F

.end

/\* data follows \*/