Computer Architecture - Lab Assignment 1

RISC-V instruction set architecture and programming of Nios V/m processor

This is an introductory exercise that involves Intel/Altera's Nios V/m soft processor and its RISC-V assembly language. It uses a simple computer hardware system, called the DE0-Nano Basic Computer, which includes the Nios V/m processor. The hardware system is implemented as an electronic circuit that is downloaded into the FPGA device on the Terasic DE0-Nano board ([1]). This exercise illustrates how programs written in the RISC-V assembly language can be executed on the DE0-Nano board.

To prepare for this exercise you have to know the Nios V/m processor architecture and its RISC-V assembly language ([2, 3]). This lab assignment consists of four parts. Part I below describes the procedure for compiling, linking RISC-V architecture assembler programs, and running the programs on the DE0-Nano board.

Part I. Executing an example program

In this part we will use the **Nios V Command Shell** to download the DE0-Nano Basic Computer SoC circuit into the FPGA device and execute a sample program. This tool is part of the *Intel/Altera Quartus Prime Standard 23.1 Design Suite* ([3]).

Perform the following:

- 1. Turn on the power to the DE0-Nano board.
- 2. Open the Nios V Command Shell, which leads to the window in Figure 1.




Figure 1: The Nios V Command Shell window.

To run an application program it is necessary to create a new **BSP project**.

3. Create a new BSP directory called for example: lab1_bsp.

- 4. Select a predesigned System-on-Chip file: nios_system_22jul24.sopcinfo. This file was obtained by using the Platform Designer tool ([3]). The computer hardware system integrates a Nios V/m soft processor and a 8 KB on-chip SRAM memory, in addition to an I/O controller for the LEDs available in the board.
- 5. Execute the following command in the Nios V Command Shell window.

```
$ cd lab1_bsp
$ sh
$ niosv-bsp.exe -c -t=hal -s=nios_system_22jul24.sopcinfo settings.bsp
```

The output provides two files called: settings.bsp and linker.x. Figure 2 shows the messages displayed in the Nios V Command Shell window.

```
| Interview | Inte
```

Figure 2: Messages displayed after executing the niosv-bsp.exe command.

- 6. Now, create a new directory for the RISC-V assembler program written in RISC-V assembly language and its building, for example: lab1_bin.
- 7. Copy the sample program lab1_part1.s to this directory.
- 8. The source file lab1_part1.s contains the application program. This file specifies the starting point in the selected application program. The default symbol is start, which is used in the selected sample program.
- 9. Execute the following command in the Nios V Command Shell window for assembling the source code.

```
$ cd lab1_bin
$ riscv32-unknown-elf-as.exe lab1_part1.s -o lab1_part1.s.obj
```

If no error are encountered, the assembler provides an output file called: lab1_part1.s.obj.

10. Execute the following command in the Nios V Command Shell window for linking and reporting the program.

```
$ riscv32-unknown-elf-ld.exe -g -T ../lab1_bsp/linker.x -nostdlib
-e _start -u _start --defsym __alt_stack_pointer=0x08001F00 --defsym
__alt_stack_base=0x08002000 --defsym __alt_heap_limit=0x8002000 --defsym
__alt_heap_start=0x8002000 -o lab1_part1.elf lab1_part1.s.obj
$ niosv-stack-report.exe -p riscv32-unknown-elf- lab1_part1.elf
```

If no error are encountered, the linker provides an output file called: lab1_part1.elf. Figure 3 shows the messages displayed in the Nios V Command Shell window.

11. Execute the following command in the Nios V Command Shell window for generating a disassembled RISC-V program.

```
$ riscv32-unknown-elf-objdump.exe -Sdtx lab1_part1.elf > lab1_part1.elf.objdump
```

```
deeniterijOtsSTOP-928T3H:/#amt/c/altera/12.ispl/University.Program/NiosIT_Computer_Systems/DE0-Nano/DE0-Nano_Basic_Computer_MisosMurper-inlogs/offcuare/nios/Aforacticalios/viablb_bins_make
riscv32-unknoun-elf-ld.exe -g -T ../practical_bsp/linker.x -nostdlib -e _start -u _start --defsym _alt_stack_pointer-0
sem0elTB0-defsym _alt_stack_base-00e00e20000 --defsym _alt_beng_linit-px0e20000 --defsym _alt_heap_start-0x0002000
-o labl_parti.elf lbbl_parti.si.obj
riscv32-unknoun-elf-ld.exe -p riscv32-unknoun-elf-labl_parti.elf
lbbl_parti.elf
lbbl_parti.elf code - initialized data).

256 8 - Free for stack.

4 8 - Free for heap.
riscv32-unknoun-elf-objdump.exe -5dtx labl_parti.elf > labl_parti.elf.objdump
riscv32-unknoun-elf-objdump.exe -5dtx labl_parti.elf > labl_parti.elf.objdump
riscv32-unknoun-elf-objdump.exe -5dtx labl_parti.elf | labl_parti.elf.objdump
```

Figure 3: Messages displayed after executing the riscv32-unknown-elf-ld.exe and niosv-stack-report.exe commands.

The output file is called: lab1_part1.elf.objdump. Figure 4 shows the RISC-V machine instructions, addresses and disassembled instructions that are included in the lab1_part1.elf.objdump file.

Figure 4: Content of the disassembled file called: lab1_part1.elf.objdump.

Now, it is needed to download the soft SoC system associated with this program onto the DE0-Nano board. Make sure that the power to the DE0-Nano board is turned on.

12. Execute the following command in the Nios V Command Shell window to test if the USB connection is established between the host computer and DE0-Nano board.

```
$ jtagconfig.exe
```

The following message must appear in the Nios V Command Shell window. In the case the message does not show, repeat again the command.

```
Output message

1) USB-Blaster [USB-0]
020F30DD 10CL025(Y|Z)/EP3C25/EP4CE22
```

13. Execute the following command in the Nios V Command Shell window for programming the FPGA circuit that is integrated in the DE0-Nano board using the .sof configuration file.

```
$ quartus_pgm.exe -c 1 -m JTAG -o "p;DEO_Nano_Basic_Computer_22jul24.sof@1"
```

Note the change in state of the blue LEDs on the DE0-Nano board that correspond to info messages LOAD and GOOD. These LEDs will blink as the <code>.sof</code> file is being downloaded into the FPGA. Figure 5 shows the messages displayed on the screen.

Figure 5: Messages displayed on the screen after configuring the FPGA circuit integrated into the DE0-Nano board with the SoC configuration called *DE0-Nano Basic Computer*.

14. Having downloaded the sof configuration called *DE0-Nano Basic Computer* into the FPGA chip on the DE0-Nano board, we can now load and run programs on this SoC computer. In the Nios V Command Shell window, execute the following command for downloading the .elf program into the main memory of the soft computer.

```
$ niosv-download.exe -g lab1_part1.elf
```

This command also run the .elf program.

15. Observe the LEDs located on the board are turning on and off quickly (see Figure 6). This test provides an indication that the DE0-Nano board is functioning properly. Stop the execution of the sample program by typing "CTRL+c" in the Command Shell window.



Figure 6: LEDs on the board are turning on and off after downloading and executing the lab1_part1.elf program.

Part II. Designing and debugging a simple program

Now, we will explore some features of the programming framework for Nios V by using a simple application program written in the RISC-V assembly language. Consider the program in Figure 7, which finds the

largest number in a list of 32-bit integers that is stored in the memory. This program is available in the file lab1_part2.s.

```
lab1\_part2.s
.text /* executable code follows */
.global _start
_start:
/* initialize base addresses of parallel ports */
la x15, RESULT /* x15: point to the start of data section */
lw x16, 4(x15) /* x16: counter, initialized with n */
addi x17, x15, 8 /* x17: point to the first number */
lw x18, (x17) /* x18: largest number found */
LOOP:
addi x16, x16, -1 /* Decrement the counter */
beq x16, zero, DONE /* Finished if r5 is equal to 0 */
addi x17, x17, 4 /* Increment the list pointer */
lw x19, (x17) /* Get the next number */
bge x18, x19, LOOP /* Check if larger number found */
add x18, x19, zero /* Update the largest number found */
j LOOP
DONE:
sw x18, (x15) /* Store the largest number into RESULT */
STOP:
j STOP /* Remain here if done */
.data /* software variables follow */
.skip 4 /* Space for the largest number found */
.word 7 /* Number of entries in the list */
NUMBERS:
.word 4, 5, 3, 6, 1, 8, 2 /* Numbers in the list */
.end
```

Figure 7: Example of RISC-V program for the Nios V/m soft processor.

Note that some sample data is included in this program. The data section of program starts at hex address 0x08000038, as specified by the .data assembler directive and shown in lab1_part2.elf.objdump file. The first word (4 bytes) is reserved for storing the result, which will be the largest number found. The next word specifies the number of entries in the list. The words that follow give the actual numbers in the list.

Make sure that you understand the program in Figure 7 and the meaning of each instruction in it. Note the extensive use of comments in the program. You should always include meaningful comments in programs that you will write!

Perform the following steps for compiling and executing the program:

1. Create a new directory; we have chosen the directory named lab1_part2. Copy the file lab1_part2.s into this directory.

- 2. Now, follows the same steps done in Part I for assembling with riscv32-unknown-elf-as.exe file, linking with riscv32-unknown-elf-ld.exe, and report with niosv-stack-report.exe and riscv32-unknown-elf-objdump.exe.
- 3. Then, configure the DEO-Nano board using the quartus_pgm.exe command and DEO_Nano_Basic_Computer_22jul24.sof file and download the .elf program using niosv-download.

The next steps will use the GNU Debugger (GDB) for RISC-V processors. Open three Nios V Command Shell terminals.

Terminal-1 opens the Open On-Chip Debugger (OpenOCD). OpenOCD is part of the Nios V Command Shell tool chain and provides on-chip programming and debugging support with a layered architecture of JTAG interface.

```
Terminal-1: OpenOCD

$ cd lab1_part2
$ sh
$ openocd-cfg-gen ./niosv.cfg
$ openocd -f ./niosv.cfg
```

The second terminal is used as above in Part I for compiling, linking and configuring the FPGA device. In this section of the assignment, it has been prepared a Makefile file to automatize these steps. The options for the Makefile can be viewed using: make -help.

```
Terminal-2: Compile, link, configure and run

$ cd lab1_part2
$ sh
# compiling and linking
$ make
# configuring the FPGA
$ make configure
# load and run the program
$ make download
```

OpenOCD complies with the remote gdbserver protocol and, as such, can be used to debug remote targets. GDB works with OpenOCD. Terminal-3 opens the GDB tool that is part of the Nios V Command Shell tool chain. GDB uses several commands to interact with the Nios V architecture.

```
Terminal-3: GDB debugger

$ cd lab1_part2
$ sh
$ riscv32-unknown-elf-gdb
(gdb) target extended-remote localhost:3333
```

Note in Figure 8 the message provided by gdb after executing the target command. The current value of Program Counter register is 0x08000034. This the memory address of the jump LOOP instruction.

```
(gdb) target extended-remote localhost:3333
Remote debugging using localhost:3333
warning: No executable has been specified and target does not support
determining executable automatically. Try using the "file" command.
0x08000034 in ?? ()
(gdb)
```

Figure 8: Output message after executing target command.

The data stored in registers can be viewed using the info command. Figure 9 shows the output provided by this command.

```
Terminal-3: GDB debugger

(gdb) info registers
```

```
(gdb) into registers
                    0x0
ra
sp
                    0x0
gp
                    0x0
                    0x0
t0
                    0x0
                                0
t1
t2
fp
s1
                    0x0
                                0
                    0x0
                                0
                    0x0
                    0x0
                                0
a0
                    0x0
                                0
а1
                    0x0
                                0
a2
                    0x0
                                0
а3
                    0x0
                                0
a4
a5
a6
a7
s2
s3
s4
                    0x0
                                0
                    0x8000038
                                          134217784
                    0x0
                                0
                                          134217816
                    0x8000058
                    0x8
                                8
                    0x2
                    0x0
                                0
s5
                    0x0
                                0
s6
                                0
                    0x0
s7
                                0
                    0x0
                    0x0
                                0
```

Figure 9: Output message after executing info command. The contents of some registers of the RISC-V instruction set architecture are shown.

Additionally, you can read the memory address 0x08000038 using the following command:

```
Terminal-3: GDB debugger

(gdb) x 0x08000038
```

As can be seen in Figure 10, the data value shown on Terminal-3 should be the maximum of the list of numbers indicated in the .data section of the source code (see Figure 7).

```
(gdb) x 0x08000038
0x8000038: 0x00000008
(gdb)
```

Figure 10: Output message after executing x command. The maximum value of a list of numbers is saved at the 0x08000038 memory address.

Now, run from the beginning and stop the program at the last branch instruction which is loaded into the memory location 0x8000034. To do this, a *breakpoint* is inserted as indicated in the following box. Finally, the value of the PC register is read.

```
Terminal-3: GDB debugger

(gdb) b *0x8000034

(gdb) set $pc = 0x8000000

(gdb) continue

(gdb) info registers

(gdb) x 0x08000038
```

Question 1.

Examine the disassembled code of the lab1_part2.elf file (see lab1_part2.elf.objdump file). Note the difference in comparison with the original source code. Make sure that you understand the meaning of each instruction. Observe also that your program was loaded into memory locations with the starting address 0x08000000. These addresses correspond to the on-chip SRAM memory, which was selected when specifying the system parameters.

Note that the pseudoinstruction 1a x15, RESULT in the original source code has been replaced with two machine instructions, auipc a5,0x0 and addi a5,a5,56, which load the 32-bit address RESULT into register a5 in two parts. auipc a5,0x0 initializes the a5 register to the current value of the PC register: 0x08000000. addi a5,a5,56 adds 56 = 0x38 to the a5 register. The register x5 is named a5

• Examine the disassembled code to see the difference in comparison with the original source program. Make sure that you understand the meaning of each instruction.

This time add a breakpoint at address 0x8000024, so that the program will automatically stop executing whenever the bge branch instruction at this location is about to be executed. Run the program and observe the contents of registers s2 and s3 each time this breakpoint is reached.

Terminal-3: GDB debugger (gdb) b *0x8000024 (gdb) continue (gdb) info registers

Return to the beginning of the program by setting the Program Counter to 0. Now, single step through the program. Watch how the instructions change the data in the processor's registers.

```
Terminal-3: GDB debugger

(gdb) b *0x8000000
(gdb) j *0x8000000
(gdb) stepi
(gdb) info registers
```

Remove the breakpoint. Then, set the Program Counter to 0x8000008, which will bypass the first two instructions which load the address RESULT into register a5. Also, set the value in register a5 to 0x8000004. Run the program.

```
Terminal-3: GDB debugger

(gdb) j *0x8000008
(gdb) continue
(gdb) info registers
```

Question 2.

• What will be the result of this execution?

Part III

Instructions and data are represented as patterns of 1s and 0s. In this part, we will examine how instructions are encoded. We will do this by replacing the instruction bge x18, x19, L00P in the program in Figure 7 with the instruction blt x18, x19, L00P. However, instead of replacing this instruction in the source code and then recompiling and loading the modified program into main memory, we will load the original program and then make the desired change directly in the program that is already loaded in the memory. To do this it is necessary to derive the machine-code representation of the blt instruction.

Perform the following steps:

1. Derive the machine code representation of the instruction blt x18, x19, LOOP. In the *Nios V Processor Reference Handbook* ([3]), we can find that the blt instruction has the format shown in Figure 11. In this case, use registers x18 and x19 as registers A and B, respectively, and determine the instruction code needed to branch to the instruction at location LOOP.

RISC-V Instruction Set

Core Instruction Formats

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7			rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]				rs1		funct3		rd		opco	de	I-type		
i	imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type	
im	imm[12 10:5]		rs	rs2 rs1		fun	ct3	imm[4:1 11]		opco	de	B-type		
	ımm[31:12]						r	ď	opco	de	U-type			
	imm[20 10:1 11 19:12]						r	d	opco	de	J-type			

RV32I Base Integer Instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	

0x 8000024 : ff3948e3 1111 1111 0011 1001 0100 1000 1110 0011

1 111111 10011 10010 100 1000 1 1100011 imm[12] imm[10:5] rs2 rs1 funct3 imm[4:1] imm[11] opcode

Figure 11: Format for the blt instruction.

- 2. Reload your original program. Then, execute the program once, stopping at the end.
- 3. Place the new blt instruction code at the memory address where the bge instruction was loaded. Additionally, verify that the new instruction is placed in the memory address where the bge instruction was loaded, 0x8000024.

```
Terminal-3: GDB debugger

(gdb) set int0x8000024 = 0xff3948e3
(gdb) x 0x08000024
```

4. Set the Program Counter to 0x8000000, the beginning of the program, and run the program using the GDB command continue.

Question 3.

- What is the result provided by the execution of program?
- What are the values saved in register x18 and memory location 0x8000038?

Part IV

In this part, you are required to write a RISC-V assembly language program that generates the first n

numbers of the *Fibonacci* series. In this series, the first two numbers are 0 and 1, and each subsequent number is generated by adding the preceding two numbers. For example, for n = 8, the series is

Your program should store the numbers in successive memory word locations starting at 0x1000. Place a test value n in location 0xffc.

Perform the following steps:

- 1. Create a new directory: lab1_part4.
- 2. Write the source code of an assembly language program that computes the desired Fibonacci series, and place the file in the directory lab1_part4.
- 3. Compile, link and run your program using the DE0-Nano board.
- 4. Examine the memory locations starting at 0x1000 to verify that your program is correct.

References

- [1] Terasic. DE0-Nano User Manual, 2013.
- [2] Intel. Nios V Embedded Processor Design Handbook, 2023.
- [3] Intel. Nios V Processor Software Developer Handbook, 2023.