Lab Assignment 1 (lab1):



RISC-V instruction set architecture and programming of Nios V/m processor




Computer Architecture (40969) School of Computer Science (EII) University of Las Palmas de Gran Canaria

Summary



- · Hierarchy of computer abstraction levels
- · Elements of RISC-V instruction set architecture
- Nios V soft processor operating modes
- General purpose and control registers
- Access to the address apace
- Types of RISC-V instructions
- Example of a RISC-V assembler program
- Subroutines
- Part I: executing an example program
- · Part II: designing and debugging a simple program
- · Part III: modifying a machine instruction
- · Part IV: programming the multiplication

Hierarchy of computer abstraction levels




Example of the Hierarchical Description

temp = v[k];problem definition Programming **High Level Language** v[k] = v[k+1];algorithms Language **Program** programs v[k+1] = temp;operating system compilator firmware Compilator Instruction set architecture **Abstract** lw \$15,0(\$2) I/O processor MEM Architecture lw \$16,4(\$2) datapath + control **Assembler Language** Programmer's digital design sw \$16,0(\$2) **Program** electronic circuit design Model sw \$15,4(\$2) manufacturing Assembler Hardware **Machine Language** Model of the **Program Abstract** Architecture Instruction Set Architecture (ISA) ALUOP[0:3] <= Machine Interpretation InstReg[9:11] & MASK Specification of data path Microarchitecture: Reg1 Hardware Model of and control Reg2 the Concrete Architecture



Nios V

P: PROCESSOR





intel.

Nios® V Processor Reference Manual


Updated for Intel® Quartus® Prime Design Suite: 23.1



683632 2023.05.26



Nios V-based system-on-chip computer




General-Purpose Register File

Nios V/m processor implementation supports a flat register file.

The register file contains thirty-two 32-bit general-

purpose integer registers.




WO 32 bit general											
Register Name	ABI Name	${\bf Description}$									
x 0	zero	Hard-Wired Zero									
x1	ra	Return Address									
x2	sp	Stack Pointer									
x3	${ m gp}$	Global Pointer									
x4	tp	Thread Pointer									
x5	t0	Temporary/Alternate Link Register									
x6-7	t1-t2	Temporary Register									
x8	m s0/fp	Saved Register (Frame Pointer)									
x9	s1	Saved Register									
x10-11	a0-a1	Function Argument/Return Value Registers									
x12-17	a2-a7	Function Argument Registers									
x18-27	s2-s11	Saved Registers									
x28-31	t3-t6	Temporary Registers									

Control and Status Registers

Register	Description						
misa	Machine ISA						
mvendorid	Machine Vendor ID						
marchid	Machine Architecture ID						
mimpid	Machine Implementation ID						
mstatus	Machine Status						
mcause	Machine trap cause						
mtvec	Trap vector base address						


Register	Description
$_{ m mhartid}$	Machine Hardware thread ID
mepc	Machine exception program counter
mie	Machine interrupt enable
mip	Machine interrupt pending
$_{ m mtval}$	Machine trap value
$\operatorname{mscratch}$	Scratch register

Table 1.3: RISC-V Machine Mode Registers



Connection to memory and input/output devices





RISC-V/Nios V addressing Modes

Addressing modes in RISC-V determine how memory addresses are calculated for load and store instructions. These modes define how the base address, offset, and index registers are combined to form the effective memory address.

```
· Immediate: LW xd, imm(xs1)
```

· Register: LW xd, (xs1)

Base: LW xd, offset(xs1)

• Indexed: LW xd, offset(xs1, xs2)



RISC-V Instruction Set

Core Instruction Formats

31	27	26	25	24	20	19	15	14	12	11	7	6		0	
	func	t7		rs	32	rs	1	fun	ct3		rd	ope	code		R-type
	imm[11:0]			rs	fun	ct3 rd		rd	opcode			I-type			
ir	imm[11:5] rs2		32	rs	fun	ct3	imm[4:0]		ope	code		S-type			
im	imm[12 10:5] rs2		32	rs1		fun	ct3	imm[4:1 11]		ope	code		B-type		
imm[31:12]									rd	ope	code		U-type		
imm[20 10:1					11 19:12]				rd	ope	code		J-type		



RV32I Base Integer Instructions

ALU

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	rd = rs1 >> imm[0:4]	
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0	
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	



ALU

Standard Extensions

RV32M Multiply Extension

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
mul	MUL	R	0110011	0x0	0x01	rd = (rs1 * rs2)[31:0]
mulh	MUL High	R	0110011	0x1	0x01	rd = (rs1 * rs2)[63:32]
mulsu	MUL High (S) (U)	R	0110011	0x2	0x01	rd = (rs1 * rs2)[63:32]
mulu	MUL High (U)	R	0110011	0x3	0x01	rd = (rs1 * rs2)[63:32]
div	DIV	R	0110011	0x4	0x01	rd = rs1 / rs2
divu	DIV (U)	R	0110011	0x5	0x01	rd = rs1 / rs2
rem	Remainder	R	0110011	0x6	0x01	rd = rs1 % rs2
remu	Remainder (U)	R	0110011	0x7	0x01	rd = rs1 % rs2

RISC-V instruction types given the involved operations

RV32I Base Integer Instructions

MEMORY

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
1b	Load Byte	I	0000011	0x0	'	rd = M[rs1+imm][0:7]	
1h	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]	
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
lhu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]	



RV32I Base Integer Instructions

BRANCH AND JUMPS

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch \geq (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0		rd = PC+4; PC = rs1 + imm	
ecall	Environment Call	I	1110011	0x0	imm=0x0	Transfer control to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Transfer control to debugger	

RISC-V instruction types given the involved operations

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address
l{b h w d} rd, symbol	auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)	Load global
s{b h w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)</pre>	Store global
fl{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)</pre>	Floating-point load global
fs{w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)</pre>	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
snez rd, rs	sltu rd, x0, rs	Set if ≠ zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
begz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if ≠ zero
blez rs, offset	bge x0, rs, offset	Branch if < zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if < zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if <
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if ≤, unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs		Jump and link register
ret	jalr x1, rs, 0	Return from subroutine
ier	jalr x0, x1, 0	Return from subroutine
call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]	Call far-away subroutine
tail offset	<pre>auipc x6, offset[31:12] jalr x0, x6, offset[11:0]</pre>	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O

Example of a RISC-V assembler program

```
/* executable code follows */
         .text
         .global _start
_start:
                                     /* green LED base address */
             x16, 0x10000010
                                     /* slider switch base address */
             ×15, 0×10000040
                                     /* pushbutton KEY base address */
         la ×17, 0×1000050
             x19, LEDG_bits
            x6, 0(x19)
                                     /* load pattern for LEDG lights */
DO_DISPLAY:
                                     /* load slider (DIP) switches */
         lw x4, 0(x15)
         lw x5, 0(x17)
                                     /* load pushbuttons */
         beg x5, x0, NO_BUTTON
                                     /* use SW values on LEDG */
         mv \times 6, \times 4
         add a0, zero, x4
         add a1, zero, 8
         jal ra, rotl
         add x4, a0, zero
         or x6, x6, x4
         add a0, zero, x4
         add a1, zero, 8
```

jal ra, rotl

Lab1/19

Program zone

Section 1:

Example of a RISC-V assembler program

```
add x4, a0, zero
             x6, x6, x4
         or
         add a0, zero, x4
         add a1, zero, 8
        jal
            ra, rotl
         add x4, a0, zero
            x6, x6, x4
         or
WAIT:
                                   /* load pushbuttons */
             x5,0(x17)
                                   /* wait for button release */
         bne x5, x0, WAIT
NO_BUTTON:
            x6, 0(x16)
                                   /* store to LEDG */
         SW
         add a0, zero, x6
         add a1, zero, 1
         jal
            ra, rotl
         add x6, a0, zero
                          /* delay counter */
             ×7, 150000
DELAY:
         addi x7, x7, -1
         bne x7, x0, DELAY
             DO DISPLAY
```

Lab1/20

Program zone

Section 1: main

Example of a RISC-V assembler program

```
rotl:
```

```
Program
     a2, a0, a1
sll
                                                                       zone
    a4, zero, a1
sub
     a3, a0, a4
srl
                                                                    Section 2:
     a0, a2, a3
or
                                                                    subroutine
ret
                            /* data follows */
.data
                                                                       Data
LEDG_bits:
                                                                       zone
.word 0x0F0F0F0F
.end
```



Subroutines

```
callee
                                                              caller
       int add3 (int a, int b, int c)
                                                              main
       return a + b +c;
3
                                                                                          Add3 (1,2,3)
                                                       Call site
                                                           Sum+=
       int sum = 0;
                                                            Sum+=10
       main ()
                                                                                          Add3 (10,20,30)
                                                            Sum+= +
         sum += add3 (1, 2, 3);
         sum += 10;
         sum += add3 (10, 20, 30);
```

Stack




- · LIFO data structure
- Stack Pointer: sp ← 0x017fff80
 - li sp, 0x017fff80

0x1000000	Instructions (.text section) Nios V								
	Statically defined data (global variables in C) (.data and .bss sections)								
	Heap: Dynamically allocated data								
	↓								
0x17fff80	Stack:								



Stack

- · Operations:
 - Push
 - » sw r31, 0(sp)
 - » addi sp, sp, -4
 - Pop
 - » addi sp, sp, 4
 - » lw r31, 0(sp)



Example

 $lw r9, 8(sp) \rightarrow r9 \leftarrow Mem32[sp+8] = 0x44332211$

lb r10, 0xd(sp) -> r10<-Mem8[sp+0xd]=0x66



Subroutines in assembler

```
.org 0x1000
boo:

Calling to a subroutine:

x1 = PC + 4
PC = coo


...

coo:

Return from a subroutine, equivalent to: j \times 1:

PC = x1
```

Remote Computer Architecture Laboratory (CAlab)



Hardware framework for Nios V/m

Quartus Prime Standard 23.1 Design Suite

Compilation Report - "NiosV/m" DEO_Nano_Basic_Computer \leftarrow 50C Top-level Entity Name ► Family Cyclone IV E EP4CE22F17C6 Device Timing Models Final ➤ Total logic elements 7,829 / 22,320 (35 %) Total registers 4118 Total pins 95 / 154 (62 %) Total virtual pins → Total memory bits 135,808 / 608,256 (22 %) Embedded Mul. 9-bit ele 0 / 132 (0 %) 1/4(25%) Total PLLs ➤ FMAX (slow Model) 119.33 MHz

Hardware framework for Nios Vig


Quartus Prime Standard 23.1 Design Suite

```
Compilation Report - "NiosV/g"
                                                              — SoC
        Top-level Entity Name
                               DEO_Nano_Basic_Computer
      ► Family
                               Cyclone IV E
                               EP4CE22F17C6
        Device
       Timing Models
                               Final
     ➤ Total logic elements
                               11,409 / 22,320 (51 %)
        Total registers
                               6357
                               95 / 154 (62 %)
        Total pins
        Total virtual pins0
     → Total memory bits
                               207,504 / 608,256 ( 34 % )
       Embedded Mul. 9-bit ele 8 / 132 (6 %)
                               1/4(25%)
        Total PLLs
     ➤ FMAX (slow Model)
                               91.22 MHz
```



Part I: executing an example program

Nios V Command Shell (Quartus Prime 23.1std)



Terasic FPGA-based DEO-Nano board





Nios V Command Shell (Quartus Prime Standard 23.1 Design Suite)

Main commands:

```
BSP project

$ cd <BSP directory>
$ bash

$ niosv-bsp.exe -c -t=hal -s=<*.sopcinfo> settings.bsp

|--> output: settings.bsp
```



niosv-bsp.exe command

```
|benitez@DESKTOP-928IF1H:/mnt/c/altera/12.1sp1/University Program/NiosII Computer Systems/DE0-Nano/DE0-Nano Basic Comput
er NiosVm/verilog/software/niosv/ACpractica1niosv/lab1 bsp$ niosv-bsp.exe -c -t=hal -s=../../../nios_system.sopcinfo
settings.bsp
2024.10.28.10:27:41 Info: Searching for BSP components with category: os software element
2024.10.28.10:27:41 Info: Creating BSP settings.
2024.10.28.10:27:41 Info: Initializing SOPC project local software IP
2024.10.28.10:27:41 Info: Finished initializing SOPC project local software IP. Total time taken = 2 seconds
2024.10.28.10:27:42 Info: Searching for BSP components with category: driver element
2024.10.28.10:27:42 Info: Searching for BSP components with category: software package element
2024.10.28.10:27:42 Info: Loading drivers from ensemble report.
2024.10.28.10:27:42 Info: Finished loading drivers from ensemble report.
2024.10.28.10:27:42 Info: Evaluating default script "c:\altera\23.1std\quartus\..\niosv\scripts\bsp-defaults\bsp-set-def
aults.tcl".
2024.10.28.10:27:42 Info: Tcl message: "STDIO character device is JTAG UART"
2024.10.28.10:27:42 Info: Tcl message: "System timer device is intel niosv m 0"
2024.10.28.10:27:42 Info: Tcl message: "Default linker sections mapped to Onchip memory SRAM"
2024.10.28.10:27:42 Info: Tcl message: "No bootloader located at the reset address."
2024.10.28.10:27:42 Info: Tcl message: "Application ELF allowed to contain code at the reset address."
2024.10.28.10:27:42 Info: Tcl message: "The alt load() facility is enabled."
2024.10.28.10:27:42 Info: Tcl message: "The .rwdata section is copied into RAM by alt load()."
2024.10.28.10:27:42 Info: Saving BSP settings file.
2024.10.28.10:27:42 Info: Default memory regions will not be persisted in BSP Settings File.
2024.10.28.10:27:42 Info: Generated file "C:\altera\12.1sp1\University Program\NiosII Computer Systems\DE0-Nano\DE0-Nano
Basic Computer NiosVm\verilog\software\niosv\ACpractica1niosv\lab1 bsp\settings.bsp"
2024.10.28.10:27:42 Info: Generating BSP files in "C:\altera\12.1sp1\University Program\Ni<u>osII Computer Systems\DE</u>0-Nano
\DEO-Nano Basic Computer NiosVm\verilog\software\niosv\ACpractica1niosv\lab1 bsp"
2024.10.28.10:27:42 Info: Default memory regions will not be persisted in BSP Settings File.
2024.10.28.10:27:42 Info: Generated file "C:\altera\12.1sp1\University Program\NiosII Computer Systems\DE0-Nano\DE0-Nano
Basic Computer NiosVm\verilog\software\niosv\ACpractica1niosv\lab1 bsp\settings.bsp"
2024.10.28.10:27:44 Info: Finished generating BSP files. Total time taken = 2 seconds
```



Nios V Command Shell (Quartus Prime Standard 23.1 Design Suite)

Main commands:

```
C source code

C program project

$ cd <source code directory>
$ niosv-app.exe -a=. -b=<BSP directory> -s=<*.c> --> output: CMakeLists.txt

Makefile

$ cmake -S . -G "Unix Makefiles" -B build

|--> output: build directory and Makefile

$ make -C build --> output: <*.elf>, executable file
```



Nios V Command Shell (Quartus Prime Standard 23.1 Design Suite)

Main commands:



```
C compiling
```

\$ riscv32-unknown-elf-gcc.exe -I<include dir.> -c <*.c> -o <*.obj>

Assembling

\$ riscv32-unknown-elf-as.exe <*.s> -o <*.s.obj> --> output: <*.s.obj>

Linking

\$ riscv32-unknown-elf-ld.exe -g -o <*.elf> -T linker.x -nostdlib -e _start -u _start <*.s.obj>

--> output: <*.elf>



```
Nios V Command Shell
(Quartus Prime Standard 23.1 Design Suite)
```

Main commands:

```
Dumping
$ riscv32-unknown-elf-objdump.exe -Sdtx <*.elf> > <*.elf.objdump>
|
|--> output: <*.elf.objdump>
```

Reporting
\$ niosv-stack-report.exe -p riscv32-unknown-elf- <*.elf>



riscv32-unknown-elfobjdump.exe

```
lab1 part1.elf
       architecture: riscv:rv32, flags 0x00000112:
       EXEC_P, HAS_SYMS, D_PAGED
       start address 0x08000000
                        0x000010b8 vaddr 0x00000000 paddr 0x00000000 align 2**0
                filesz 0x0000002e memsz 0x00000000 flags r--
           LOAD off 0x00001000 vaddr 0x08000000 paddr 0x08000000 align 2**12
                filesz 0x000000b4 memsz 0x000000b4 flags r-x
           LOAD off 0x000010b4 vaddr 0x080000b4 paddr 0x080000b8 align 2**12
                filesz 0x00000004 memsz 0x00000004 flags rw-
           LOAD off 0x000000bc vaddr 0x080000bc paddr 0x080000bc align 2**12
                filesz 0x00000000 memsz 0x00000000 flags rw-
       Sections:
       Idx Name
                                  VMA
                                            LMA
                                                     File off Algn
         0 .exceptions
                        00000000 08000000 08000000 000010b8 2**0
         1 .text
                        000000b4 08000000 08000000 00001000 2**2
                        CONTENTS, ALLOC, LOAD, READONLY, CODE
         2 .rodata
                        00000000 080000b4 080000bc 000010b8 2**0
                        CONTENTS, ALLOC, LOAD, DATA
                        00000004 080000b4 080000b8 000010b4 2**0
         3 .rwdata
                        CONTENTS, ALLOC, LOAD, DATA
                        00000000 080000bc 080000bc
         4 .bss
                                                     000010bc 2**0
         5 .Onchip memory SRAM 00000000 080000bc 080000bc 000010b8 2**0
         6 .Onchip_memory 00000000 09000020 09000020 000010b8 2**0
                        CONTENTS
         7 .riscv.attributes 0000002e 00000000 00000000 000010b8 2**0
                        CONTENTS, READONLY
       SYMBOL TABLE:
       08000000 1
                    d .exceptions 00000000 .exceptions
                    d .text 00000000 .text
                        .rodata 00000000 .rodata
                       .rwdata 00000000 .rwdata
                        .bss 00000000 .bss
                       .Onchip memory SRAM 00000000 .Onchip memory SRAM
                    d .Onchip_memory 00000000 .Onchip_memory
                   d .riscv.attributes 00000000 .riscv.attributes
                    df *ABS* 00000000 lab1_part1.s.obj
                        .rwdata 00000000 LEDG bits
       080000b4 1
                        .text 00000000 DO DISPLAY
       08000024 1
LUDI/ JE
```

```
Disassembly of section .text:
08000000 < start>:
 8000000: 10000837
                              lui a6,0x10000
 8000004: 01080813
                              addi a6,a6,16 # 10000010 < alt mem Onchip memory+0x7000010>
                              lui a5,0x10000
                              addi a5,a5,64 # 10000040 < alt_mem_Onchip_memory+0x7000040>
 8000014: 05088893
                              addi a7,a7,80 # 10000050 < alt mem Onchip memory+0x7000050>
 8000018: 00000997
                              auipc s3.0x0
                              addi s3,s3,156 # 80000b4 <__tdata_end>
 800001c: 09c98993
 8000020: 0009a303
                              lw t1,0(s3)
08000024 <DO DISPLAY>:
 8000024: 0007a203
                              lw tp,0(a5)
 8000028: 0008a283
                              lw t0,0(a7)
 800002c: 04028663
                              begz t0,8000078 <NO BUTTON>
 8000030: 00020313
                              mv t1.tp
                              add a0,zero,tp
                              li a1,8
                              jal ra,80000a0 <rot1>
                              add tp,a0,zero
                              or t1,t1,tp
                              add a0, zero, tp
                              li a1,8
                              jal ra,80000a0 <rot1>
 8000054 00050233
                              add tp,a0,zero
                              or t1,t1,tp
 8000058: 00436333
 800005c: 00400533
                              add a0,zero,tp
                              li a1,8
 8000064: 03c000ef
                              jal ra,80000a0 <rot1>
 8000068: 00050233
                              add tp,a0,zero
 800006c: 00436333
                              or t1,t1,tp
08000070 <WAIT>:
 8000070: 0008a283
                              lw t0,0(a7)
 8000074: fe029ee3
                              bnez t0,8000070 <WAIT>
08000078 < NO BUTTON>:
                              sw t1,0(a6)
 8000078: 00682023
 800007c: 00600533
                              add a0,zero,t1
 8000080: 00100593
                              li a1.1
                              jal ra,80000a0 <rotl>
 8000084: 01c000ef
                              add t1,a0,zero
 800008c: 000253b7
 8000090: 9f038393
                              addi t2,t2,-1552 # 249f0 < start-0x7fdb610>
```



niosv-stack-report.exe

```
dbenitez@DESKTOP-928IF1H:/mnt/c/altera/12.1sp1/University_Program/NiosII_Computer_Systems/DEO-Nano/DEO-Nano_Basic_Compu
er_NiosVm/verilog/software/niosv/ACpractica1niosv/lab1_bin$ make
riscv32-unknown-elf-ld.exe -g -T ../practica1_bsp/linker.x -nostdlib -e _start -u _start --defsym __alt_stack_pointer=0
x08001F00 --defsym __alt_stack_base=0x08002000 --defsym __alt_heap_limit=0x8002000 --defsym __alt_heap_start=0x8002000
-o lab1_part1.elf lab1_part1.s.obj
riscv32-unknown-elf-ld.exe: warning: lab1_part1.elf has a LOAD segment with RWX permissions
niosv-stack-report.exe -p riscv32-unknown-elf- lab1_part1.elf
lab1_part1.elf
* 184 B - Program size (code + initialized data).
* 256 B - Free for stack.
* 0 B - Free for heap.
riscv32-unknown-elf-objdump.exe -Sdtx lab1_part1.elf > lab1_part1.elf.objdump
riscv32-unknown-elf-objcopy.exe -O binary lab1_part1.elf lab1_part1.hex
```



Nios V Command Shell (Quartus Prime Standard 23.1 Design Suite)

Main commands:

Verify USB connection is stablished between PC and DEO-Nano \$jtagconfig.exe

> 1) USB-Blaster [USB-0] 020F30DD 10CL025(Y|Z)/EP3C25/EP4CE22

Configuring FPGA of real board DEO-Nano \$ quartus_pgm.exe -c 1 -m JTAG -o "p;<*.sof>@1"

Downloading executable program to RAM memory \$ niosv-download.exe -g <*.elf>

Output messages on terminal \$ juart-terminal.exe --> output: "Hello from Nios V, I am alive !!!"



Configuring the FPGA

```
penitez@DESKTOP-928IF1H:/mnt/c/altera/12.1sp1/University_Program/NiosII_Computer_Systems/DE0-Nano/DE0-Nano_Basic_Comput
r NiosVm/verilog/software/niosv/ACpractica1niosv/lab1 bin$ quartus pgm.exe -c 1 -m JTAG -o "p;../../../DE0 Nano Basi
 Computer.sof@1"
info: Running Quartus Prime Programmer
   Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
   Info: Copyright (C) 2023 Intel Corporation. All rights reserved.
   Info: Your use of Intel Corporation's design tools, logic functions
   Info: and other software and tools, and any partner logic
   Info: functions, and any output files from any of the foregoing
   Info: (including device programming or simulation files), and any
   Info: associated documentation or information are expressly subject
   Info: to the terms and conditions of the Intel Program License
   Info: Subscription Agreement, the Intel Ouartus Prime License Agreement,
   Info: the Intel FPGA IP License Agreement, or other applicable license
   Info: agreement, including, without limitation, that your use is for
   Info: the sole purpose of programming logic devices manufactured by
   Info: Intel and sold by Intel or its authorized distributors. Please
   Info: refer to the applicable agreement for further details, at
   Info: https://fpgasoftware.intel.com/eula.
   Info: Processing started: Mon Oct 28 11:06:19 2024
nfo: Command: quartus_pgm -c 1 -m JTAG -o p;../../../DE0 Nano_Basic_Computer.sof@1
Info (213045): Using programming cable "USB-Blaster [USB-0]"
[nfo (213011): Using programming file ../../../DE0 Nano Basic Computer.sof with checksum 0x005DE1F1 for device EP4CE2
2F17@1
Info (209060): Started Programmer operation at Mon Oct 28 11:06:20 2024
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x020F30DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Mon Oct 28 11:06:22 2024
Info: Ouartus Prime Programmer was successful. 0 errors, 0 warnings
   Info: Peak virtual memory: 4446 megabytes
   Info: Processing ended: Mon Oct 28 11:06:22 2024
   Info: Elapsed time: 00:00:03
   Info: Total CPU time (on all processors): 00:00:00
```




LEDs turning on and off





Part II: Designing a simple program

Nios V Command Shell (Quartus Prime 23.1std)



Terasic FPGA-based DEO-Nano board



RISC-V example assembler program

```
lab1_part2.s
.text /* executable code follows */
.global _start
_start:
/* initialize base addresses of parallel ports */
la x15, RESULT /* x15: point to the start of data section */
lw x16, 4(x15) /* x16: counter, initialized with n */
addi x17, x16, 8 /* x17: point to the first number */
lw x18, (x17) /* x18: largest number found */
LOOP:
addi x16, x16, -1 /* Decrement the counter */
beg x16, zero, DONE /* Finished if r5 is equal to 0 */
addi x17, x17, 4 /* Increment the list pointer */
lw x19, (x17) /* Get the next number */
bge x18, x19, LOOP /* Check if larger number found */
add x18, x19, zero /* Update the largest number found */
j LOOP
DONE:
sw x18, (x15) /* Store the largest number into RESULT */
j STOP /* Remain here if done */
.data /* software variables follow */
RESULT:
.skip 4 /* Space for the largest number found */
N:
.word 7 /* Number of entries in the list */
NUMBERS:
.word 4, 5, 3, 6, 1, 8, 2 /* Numbers in the list */
.end
```

Figure 7: Example of RISC-V program for the Nios V/m soft processor.



Open On-Chip Debugger (OpenOCD)

Terminal-1: OpenOCD

```
$ sh
$ openocd-cfg-gen ./niosv.cfg
$ openocd -f ./niosv.cfg
```

Terminal-2: Compile, link and configure

```
$ cd lab1_part2
$ sh
# compiling and link
$ make
# configuring the FPGA
$ make configure
```

Terminal-3: GDB debugger

```
$ cd lab1_part2
$ sh
$ riscv32-unknown-elf-gdb
(gdb) target extended-remote localhost:3333
(gdb) file lab1_part2.elf
(gdb) load
(gdb) info registers
```



Question 1

Question 1.

Examine the disassembled code of the lab1_part2.elf file (see lab1_part2.elf.objdump file). Note the difference in comparison with the original source code. Make sure that you understand the meaning of each instruction. Observe also that your program was loaded into memory locations with the starting address 0x08000000. These addresses correspond to the on-chip SRAM memory, which was selected when specifying the system parameters.

Note that the pseudoinstruction la x15, RESULT in the original source code has been replaced with two machine instructions, auipc a5,0x0 and addi a5,a5,56, which load the 32-bit address RESULT into register a5 in two parts. auipc a5,0x0 initializes the a5 register to the current value of the PC register: 0x08000000. addi a5,a5,56 adds 56 =0x38 to the a5 register. The register x5 is named a5.

• Examine the disassembled code to see the difference in comparison with the original source program. Make sure that you understand the meaning of each instruction.



Question 2

Remove the breakpoint. Then, set the Program Counter to 0x8000008, which will bypass the first two instructions which load the address RESULT into register a5. Also, set the value in register a5 to 0x8000004. Run the program.

Terminal-3: GDB debugger

(gdb) b *0x8000034

(gdb) continue

(gdb) info registers

Question 2.

What will be the result of this execution?

Part III: Modifying an instruction, bge



RISC-V Instruction Set

Core Instruction Formats

	31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7 rs2		2	rs1	fun	ct3	rd		opcode		R-type				
	imm[11:0]				rs1	rs1			1	ď	opc	ode	I-type		
	imm[11:5] rs2		rs1	fun	ct3	imm[4:0]		opcode		S-type					
L	imm[12 10:5] rs2				2	rs1 funct3			imm[4	1:1 11]	opc	ode	B-type		
	imm[31:12]										r	ď	opcode		U-type
	imm[20 10:1 11 19:12]									r	ď	opc	ode	J-type	

RV32I Base Integer Instructions

Inst	Name	e FMT Opcode funct3 funct7				Description (C)	Note
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	

0x 8000024 : ff3958e3 1111 1111 0011 1001 0101 1000 1110 0011

1 111111 10011 10010 101 1000 1 1100011 imm[12] imm[10:5] rs2 rs1 funct3 imm[4:1] imm[11] opcode

Part III: Modifying an instruction, blt



RISC-V Instruction Set

Core Instruction Formats

	31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7			rs2		rs1		funct3		rd		opc	ode	R-type	
	imm[11:0]				rs1		funct3		rd		opcode		I-type		
	ir	imm[11:5] rs2		rs1		fun	ct3	imm[4:0]		opcode		S-type			
ı	imm[12 10:5] rs2		rs1		fun	ct3	imm[4:1 11]		opc	ode	B-type				
	imm[31:12] imm[20 10:1 11 19:12]									r	ď	opc	ode	U-type	
										r	ď	opc	ode	J-type	

RV32I Base Integer Instructions

Inst	Name	FMT	Opcode funct		funct7	Description (C)	Note
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	

0x 8000024 : ff3948e3 1111 1111 0011 1001 0100 1000 1110 0011

1 111111 10011 10010 100 1000 1 1100011 imm[12] imm[10:5] rs2 rs1 funct3 imm[4:1] imm[11] opcode



Result of Part III