## ECEN 5823-001 / -001B

Internet of Things Embedded Firmware

Lecture #6

14 September 2017





#### Agenda

- Class announcements
- Review of Managing Energy Mode Managing Energy Modes Assignment
- Assigning Low Energy ADC Assignment
- Finishing summarizing Low Power RF Networks
- ADCs
- Integer Math 101



#### Class Announcements

- Quiz #3 is due at 11:59pm on Sunday, September 17<sup>th</sup>, 2017
- Low Energy ADC Assignment is due at 11:59pm on Wednesday, September 20<sup>th</sup>, 2017
- NOTE: In Simplicity, there are only a limited number of hardware breakpoints. If you run out, you must delete a previous break point to place the new one.



## Managing Energy Mode Review





## Managing Energy Mode Review

Question 1: EM0

• Energy score: 2.5-2.7

• Current LED off: ~2.3 - ~2.9mA

Current LED on: current in (ii) plus 0.45 to 0.55mA

Question 2: EM1

• Energy score: 2.7-2.9

• Current LED off: ~1.6 - ~2.1mA

• Current LED on: current in 2(ii) plus 0.45 to 0.55mA

Question 3: EM2

• Energy score: 5.2-5.4

• Current LED off: ~1.5 - ~2.1uA

Current LED on: current in 3(ii) plus 0.45 to 0.55mA

Question 4: EM2: Period and On-time

• Period: 2.48 – 2.52 S

• On-time: 49.75 – 50.25 mS

Question 5: EM3

• Energy score: 5.2-5.4

Current LED off: should be ~1 to 1.4uA less than 3(ii)

• Current LED on: current in 5(ii) plus 0.45 to 0.55mA

• Question 6: EM3: Period and On-time

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f <sub>ULFRCO</sub>		0.8	1	1.05	kHz

2.48 – 2.52 S 49.75 – 50.25 mS



#### Low Energy ADC Assignment










Figure 2.1. Kit Hardware Layout








Figure 3.1. Mainboard Connector Layout






What voltage would the Joy Stick output be if it is pulled down, south?

What voltage would the Joy Stick output be if it is depressed, pushed down?

#### Analog Joystick





## Wireless comparisons

#### Comparison to Alternatives

	WiFi	ZigBee PRO	ZigBee IP - SE	Z-Wave	Silicon Lal
		44.25	2.0		Thread*
Low Power Consumption	×		*		
Mesh network support	×	<b></b>		<b>X</b> limited	
No single point of failure	×	×	×	×	
Support for IPv6		×	<b></b>	×	<b></b>
Interoperability	<b>A</b>		Not Clear	Some Products	<b></b>
Open Standards		<b></b>	<b></b>	*	<b></b>
Simple gateway software	NA	×		*	
Summary	Great standard for hub and spoke high bandwidth uses. Not suitable for battery operated device	Widespread use but not internet connectivity friendly. Some profile separations	Limited scalability, inefficient routing. Design for utilities and not in wide use	Single vendor standard with one source of silicon and limited roadmap. Not internet connectivity friendly.	A new technology that dispenses with legacy drawbacks. Built on Internet technologies.



#### Summary




#### Thread is:

- A full IPv6 stack for embedded devices
  - Not just 6LoWPAN address translation
  - Handles routing, addressing, device/route discovery & failover, messaging, security
  - Supports sleepy (duty-cycled radio/MCU) devices
- Robust
  - dynamically adjusts to changing network conditions (no central point of failure)
- Standardized
  - UL-approved testing against stack specification
  - Stack model is based on global IEEE and IETF standards
- Hardware-compatible with existing 802.15.4-based devices
  - Still using IEEE 802.15.4 for MAC layer (now with MAC security) with 2.4GHz DSSS PHY
  - Could be deployed as an OTA upgrade within a ZigBee network
  - Can function within a single chip (SoC model) or as a network coprocessor (NCP)










## Analog Comparator (ADC0)





#### SAR – Successive Approximation Register ADC

As shown in Figure 1a, the SAR ADC samples the input signal once at each convert start edge and compares bit on each clock edge. It then adjusts the output of the digital to analog converter (DAC) through control logic until the DAC output very closely matches the analog input. It requires N-number of clock cycles from an independent external clock to implement a single N-bit conversion in an iterative manner.




Figure 1a


Tconv=  $(Tacq+(N+1) \times Tadc \ clk \ sar) \times OVSRSEL (for Blue Gecko)$ 

Basic SAR Architecture





#### Setting up the ADC\_CLK clock tree



- The ADC peripheral has a dedicated high frequency clock to enable the remaining high frequency clock tree to be disabled to save energy
- The AUX HFRCO frequency is generated via a separate source from HFXO or HFRCO, thus it is running ASYNC to the HF Clock tree
- Separate AUX HFRCO prescaler used to enable a full range of sampling rates and to minimize energy





- First, the clock tree to the ADC must be established
  - Without establishing the clock tree, all writes to the ADCn registers will not occur as well as the ADC will not sample





## HIGHLY RECOMMENDED! READ the BG ADC Reference Manual Chapter

24. ADC - Analog to Digital Converter



# ADM + 60101110...

#### **Quick Facts**

#### What?

The ADC is used to convert the bousing also a digital representation and features low-power, autonomous operation

#### Vhy?

In many applications there is a need to measure at alog signals and record then in a drift, representation, without exhausting the every source.

#### How.

A law power ADC samples up to 32 input channels in a programmable sequence. With the help of PRS and DMA, the ADC can operate without CPU intervention in EM2 and EM3, minimizing the number of powered up resources. The ADC can further be duty-cycled to reduce the energy consumption.

The ADC uses a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second (1 Msps). The integrated input multiplexer can select from external I/Os and 11 internal signals.



- Key ADC CMU clocking registers
  - CMU->ADCCTRL Setting the clock source to the ADC
  - ADCn clock source can be specified as the ASYNC or HFPERCLK clock source
  - Will need to write to register directly to set up ADC clock source

#### 12.5.42 CMU\_ADCCTRL - ADC Control Register

Offset															Bi	t Po	siti	on														
0x15C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	7	9	2	4	က	2	- 0	_
Reset												,											•	0			5	OXO				
Access																								RWH			0.44					
Name																								ADC0CLKINV			10000	2				

Bit	Name	Reset	Access	Description
31:9	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
8	ADC0CLKINV	0	RWH	Invert clock selected by ADC0CLKSEL
	This bit enables inve	rting the selected	clock to A	ADCO.
7:6	Reserved	To ensure com tions	patibility v	with future devices, always write bits to 0. More information in 1.2 Conven-
5:4	ADC0CLKSEL	0x0	RWH	ADC0 Clock Select
		CLKMODE in ADO	Cn_CTRL	n case ADCCLKMODE in ADCn_CTRL is set to ASYNC. It should only be is set to SYNC. HFXO should never be selected as clock source for ADC0 entry).

	Value	Mode	Description
	0	DISABLED	ADC0 is not clocked
	1	AUXHFRCO	AUXHFRCO is clocking ADC0
	2	HFXO	HFXO is clocking ADC0
	3	HFSRCCLK	HFSRCCLK is clocking ADC0
3:0	Reserved	To ensure compatitions	bility with future devices, always write bits to 0. More information in 1.2 Conven-

- Key ADC CMU clocking registers
  - CMU->AUXHFRCOCTRL Setting the clock frequency of AUXFRCO if required
  - CMU AUXHFRCOBandSet(cmuAUXHFRCOFreq xxHz);
  - CMU\_OscillatorEnable(cmuOsc\_AUXHFRCO, true, true);

#### 12.5.3 CMU\_AUXHFRCOCTRL - AUXHFRCO Control Register

Write this register with the production calibrated values from the Device Info pages. The TUNING, FINETUNING, FINETUNINGEN and CLKDIV bitfields can be used to tune a specific band (FREQRANGE) of the oscillator to a non-preconfigured frequency. Only write CMU AUXHFRCOCTRL when it is ready for an update as indicated by AUXHFRCOBSY=0 in CMU SYNCBUSY.

Offset															Bi	t Po	siti	on														
0x018	31	30	29	28	27	8	25	24	23	22	21	20	19	18	17	16	15	14	5	12	11	10	6	8	7	9	2	4	ო	2	-	0
Reset		90	g S		0	9	S S	1		ò				0x08							1	<u> </u>							0X3C			
Access		W(d	è		RW		Ş	Š		RW RW									RW								RW					
Name		VDEETO	VELIC		FINETUNINGEN	200	CLKDIV	LDOHP		CMPBIAS				FREQRANGE							CNIMITANIA	_							TUNING			_

	> =	5 5	ō	ii.		E	F
Bit	Name	Reset	Access	Description			
31:28	VREFTC	0xB	RW	AUXHFRC0 ence	) Tempe	rature Coefficient Trin	m on Comparator Refer-
	Writing this field a	djusts the tempe	rature coeffici	ient trim on co	mparato	r reference.	
27	FINETUNINGEN	0	RW	Enable refe	rence fo	or fine tuning	
	Settings this bit en	nables AUXHFR	CO fine tuning	g.			
26:25	CLKDIV	0x0	RW	Locally divi	de AUX	HFRCO Clock Output	
	Writing this field or	onfigures the AU	XHFRCO do	ck output divid	ier.		
	Value	Mode		Description			
	0	DIV1		Divide by 1.			
	1	DIV2		Divide by 2.			
	2	DIV4		Divide by 4.			
24	LDOHP	1	RW	AUXHFRCC	LDO H	igh Power Mode	
	Settings this bit pu	its the AUXHFR	CO LDO in hi	gh power mod	e.		
23:21	CMPBIAS	0x2	RW	AUXHFRC	) Comp	arator Bias Current	
	Writing this field a	djusts the AUXH	FRCO compa	arator bias cur	rent.		
20:16	FREQRANGE	0x08	RW	AUXHFRC	) Freque	ency Range	
	Writing this field a	djusts the AUXH	FRCO freque	ncy range.			
15:14	Reserved	To ensure tions	compatibility v	with future dev	ices, alv	ways write bits to 0. Mor	re information in 1.2 Conven-
13:8	FINETUNING	0x1F	RW	AUXHFRC	Fine T	uning Value	
	Writing this field a bled when FINET			ning value. Hi	gher val	ue means lower frequer	ncy. Fine tuning is only ena-
7	Reserved	To ensure tions	compatibility v	with future dev	ices, alv	ways write bits to 0. Mor	re information in 1.2 Conven-
6:0	TUNING	0x3C	RW	AUXHFRC	) Tuning	Value	
	Writing this field a	djusts the AUXH	FRCO tuning	value. Higher	value m	eans lower frequency.	



- Note that the maximum clock frequency for adc\_clk\_sar is 16 MHz. The ADC warmup time is determined by ADC\_CLK and not by adc\_clk\_sar
  - IF AUX HFRCO is > 16 MHz, the prescaler must be greater than 1

Enumerator	
cmuAUXHFRCOFreq_1M0Hz	1MHz RC band
cmuAUXHFRCOFreq_2M0Hz	2MHz RC band
cmuAUXHFRCOFreq_4M0Hz	4MHz RC band
cmuAUXHFRCOFreq_7M0Hz	7MHz RC band
cmuAUXHFRCOFreq_13M0Hz	13MHz RC band
cmuAUXHFRCOFreq_16M0Hz	16MHz RC band
cmuAUXHFRCOFreq_19M0Hz	19MHz RC band
cmuAUXHFRCOFreq_26M0Hz	26MHz RC band
cmuAUXHFRCOFreq_32M0Hz	32MHz RC band
cmuAUXHFRCOFreq_38M0Hz	38MHz RC band



#### **ADC - Conversions**

- Conversion is comprised of 2 phases
  - Input is sampled during the acquisition phase
    - The acquisition times can be set to any integer power of 2 from 1 to 256 ADC\_CLK cycles
  - Converted to digital representation during the approximation phase
- The analog to digital converter core requires one clock cycle per output bit in the approximation phase + 1 extra ADC.

The ADC uses one adc\_clk\_sar cycle per output bit in the approximation phase plus 1 extra adc\_clk\_sar cycle.

Where T<sub>acq</sub> is the acquisition time set by the AT bit field, N is the resolution (in bits), and OVSRSEL is the oversampling ratio according to the OVSRSEL field in ADCn\_CTRL when oversampling is enabled (see 24.3.8.6 Oversampling).



## Calculating MSPS

- HFRCO = 19 MHz
- Prescalar = 4
- 12 bit conversion
- Acquisition time > 3uS
- No Oversampling => OSR = 1
- ADC\_clock = 19MHz/4 = 4.75MHz
- Acquisition time
  - $3x10^{-6} * (4.75x10^{6}) = 10.5$  clock cycles
  - $T_{\Delta} = 14.25$  clock cycles => 16
- 12-bit conversion
  - N = 12

• 
$$T_{conv} = (T_A + N + 1) \times OSR$$

- $T_{conv} = (16+12+1) \times 1$
- $T_{conv} = 29 ADC_Clocks$
- $T_{conv} = 29 \times (1/4.75 \times 10^6)$
- $T_{conv} = 6.1uS$
- MSPS =  $1/T_{conv}$
- MSPS = 1/6.1uS
- MSPS = 0.164 or 164 KSPS





#### ADC – Warm-up Time

- The ADC needs to be warmed up some time before a conversion can take place. This time period is called the warm-up time
- ADC warm-up required is 5 times the time base, 5 x 1uS = 5uS, if kept "warmed," the warm-up time equals the time base of 1uS
- Normally, the ADC will shutdown to conserve energy between conversions. To reduce latency, the ADC can be kept warmed between conversions by setting the warm-up mode in the ADCn\_CTRL register.
  - NORMAL: This is the lowest power option for general-purpose use and low sampling rates (below 35 ksps)
  - KEEPINSTANDBY: It may also be useful for lower sampling rates where latency is important.
  - KEEPINSLOWACC: This mode is useful for high-impedance inputs which are sampled infrequently
  - KEEPADCWARM: This mode provides the lowest latency and allows for maximum sampling rates





#### ADC – Warm-up Time

- The warm-up timing is done automatically by the ADC, given that a proper time base is given in the TIMEBASE bits in ADCn\_CTRL.
- The TIMEBASE must be set to the number of HFPERCLK, not ADC Clocks, which corresponds to at least 1 μs.
  - To set the Time base, the following library routine can be used:
    - ADC\_TimebaseCalc(0);








Figure 24.4. ADC Analog Power Consumption With Different WARMUPMODE Settings





#### ADC – Reference Selection


- Programmable and preset input full scale (peak-to-peak) range (VFS)
  with selectable reference sources
  - VFS=1.25 V using internal VBGR reference
  - VFS=2.5 V using internal VBGR reference
  - VFS=AVDD with AVDD as reference source
  - VFS=5 V with internal VBGR reference
  - Single ended external reference
  - Differential external reference
  - VFS=2xAVDD with AVDD as reference source
  - User-programmable dividers for flexible VFS options from internal, external or supply voltage reference sources





Should you be using the ADC in Single Ended or Differential mode?

Analog Joystick





#### ADC – Reference Selection

#### • 24.3.6 Reference Selection and Input Range Definition

- The full scale voltage (VFS) of the ADC is defined as the full input range, from the lowest possible input voltage to the highest. For single-ended conversions, the input range on the selected positive input is from 0 to VFS. For differential conversions, the input to the converter is the difference between the positive and negative input selections. This can range from -VFS/2 to +VFS/2.
- VFS for the converter is determined by a combination of the selected voltage reference (VREF) and programmable divider circuits on the ADC input and voltage reference paths. Users have full control over the VREF and divider selections, offering a very flexible and wide selection of VFS values. In most applications however, it is not necessary to adjust VFS beyond a set of common pre-defined choices. For the simplest VFS configuration, refer to 24.3.6.1 Basic Full-Scale Voltage Configuration. If the application requires a VFS configuration not available in the pre-defined choices, 24.3.6.2 Advanced Full-Scale Voltage Configuration covers additional configuration options.





#### ADC - Modes

- Two separate programmable modes, single sample and scan mode. If a single sample conversion is requested while scan mode is active, the single sample conversion will be interleaved between two scan mode conversions
  - Single Sample Mode: Converts a single sample (single input) once per trigger or repetitively. The result can be read out of the ADCn\_SINGLEDATA register.
  - Scan Mode: Sweeps through a predefined sequence of the inputs set in the ADCn\_SCANCTRL register. The result of the conversions can be found in the ADCn\_SCANDATA register.
  - Conversion Tailgating: By setting the TAILGATE bit in the ADCn\_CTRL register, Single Sample scans will not begin until the Scan Mode scan has completed. This will minimize the noise in the system for more accurate conversions.





#### ADC – Conversion Triggers

- ADC conversions can be triggered by:
  - Writing setting the SINGLESTART or SCANSTART in the ADCn\_CMD register
  - Peripheral Reflex System, PRS, inputs can also be used to trigger the start of a scan
  - To enable repetitive scans, the REP bit must be set in the ADCn\_SINGLECTRL and ADCn\_SCANCTRL registers
  - A scan can be stopped by setting the SINGLESTOP or SCANSTOP bits in the ADCn CMD register



## ADC - Oversampling

- Oversampling is a method to increase the resolution of an Analog Digital Converter. By taking multiple readings of the input, the effective resolution of the ADC can be enhanced.
- The Blue Gecko enables
   Oversampling from 2 to 4096.
- Effectively increasing the resolution of the 12-bit ADC peripheral to 16 bits!

Table 24.5. Oversampling Result Shifting and Resolution

Oversampling setting	# right shifts	Result Resolution # bits
2x	0	13
4x	0	14
8x	0	15
16x	0	16
32x	1	16
64x	2	16
128x	3	16
256x	4	16
512x	5	16
1024x	6	16
2048x	7	16
4096x	8	16

#### ADC – Interrupts

For this assignment, waiting for input from the analog Joy Stick, what would be the best interrupt to use for low energy?

 SINGLECMP - The ADC can be configured to window compare function to trip when the result reaches a certain threshold while gathering ADC data in EM2 or EM3.

Offset											Bi	t Po	siti	on													
0x044	30 31	28	18	55	24	83	8 8	2 8	19	18	17	16	15	4	5	12	÷	9	6	œ	7	9	s,	4	e c		. 0
Reset				0	0						0	0					0	0	0	0						0	0
Access				N.	Š						RW	RW					Š	Š	W.	Š						NA.	Š
Name				PROGERR	VREFOV						SCANCIMP	SINGLECMP					SCANUF	SINGLEUF	SCANOF	SINGLEOF						SCAN	ш
Bit	Name			Re	set		A	cces	5	Des	erip	tion															
31:26	Reserved			To tion		ure c	ompa	atibilit	y wi	th fut	ture	dev	ices	, ah	way	s wri	ite b	its t	o O.	Moi	e in	form	atio	n in	1.2 C	onve	en-
25	PROGERR	t		0			R	W		PRO	GE	RR	Inte	rrup	ot E	nabl	le										
	Enable/disa	able th	e PR	OGI	ERR	inte	rrupt																				
24	VREFOV			0			R	W		VRE	FO	V In	terr	upt	Ena	ble											
	Enable/disa	able th	ie VR	EFC	)V ir	nterru	ıpt																				
23:18	Reserved			To tion		ure c	ompa	atibilit	y wi	th fut	ture	dev	ices	i, ah	way:	s wri	ite b	its t	o O.	Moi	e in	form	atio	n in	1.2 C	onve	en-
17	SCANCMP	•		0			R	w		SCA	NC	MP	Inte	rrup	t E	nabi	le										
	Enable/disa	able th	ie SC	ANC	MP	inter	rrupt																				
16	SINGLECM	1P		0			R	W		SING	BLE	CM	P In	terr	upt	Ena	ble										
	Enable/disa	able th	ie SIN	IGL	ECN	MP in	terrup	ot																			
15:12	Reserved			To tion		ure c	ompa	atibilit	y wi	th fut	ture	dev	ices	i, alı	ways	s wri	ite b	its t	o O.	Moi	e in	form	atio	n in	1.2 C	onve	en-
11	SCANUF			0			R	w		SCA	NU	F In	terr	upt	Ena	ble											
	Enable/disa	able th	ie SC	ANU	JF ir	nterru	ıpt																				
10	SINGLEUF			0			R	w		SINC	BLE	UF	Inte	rrup	t E	nab	le										
	Enable/disa	able th	ie SIN	IGL	EUF	inter	rrupt																				
9	SCANOF			0			R	w		SCA	NO	F In	terr	upt	Ena	ble											
	Enable/disa	able th	ie SC	ANC	)F ir	nterru	ıpt																				
8	SINGLEOF			0			R	w		SINC	BLE	OF	Inte	rruj	ot E	nab	le										
	Enable/disa	able th	ie SIN	IGL	EOF	inte	rrupt																				
7:2	Reserved			To tion		ure c	ompa	atibilit	y wi	th fut	ture	dev	ices	i, ah	way:	s wn	ite b	its t	o O.	Moi	e in	form	atio	n in	1.2 C	onve	en-
1	SCAN			0			R	w		SCA	N Ir	nter	rupt	En	able	•											
	Enable/disa	able th	ie SC	AN	inter	rupt																					
0	SINGLE			0			R	w		SINC	BLE	Inte	erru	pt E	nal	ole											
	Enable/disa	able th	ie SIN	IGL	E int	terrup	pt																				

24.5.17 ADCn\_IEN - Interrupt Enable Register



## ADC – Interrupts (Window Compare Function)



- The compare thresholds, ADGT and ADLT, are defined in the ADCn\_CMPTHR register. These are 16-bit values and their format must match the type of conversion (single-ended or differential)
- There is a single set of ADLT and ADGT threshold for both single and scan compare
  - The user can however enable single or scan compare logic individually by enabling CMPEN in ADCn\_SINGLECTRL or ADCn\_SCANCTRL register
- The user can perform comparison both within or outside of the window defined by the ADGT and ADLT
  - If the ADLT is greater than ADGT, the ADC compares if the current sample is within the window.
  - If the ADLT is less than ADGT, the ADC compares if the current sample is outside of the window.






- Second, the ADCn must be set up
  - Inputs to the ADCn must be specified
    - Specify the Input source to the Analog to Digital Converter
      - If external to the MCU, the appropriate GPIO pin must be configured
      - ADCn external GPIO pins should be set to gpioModeDisabled





## ADC – Selecting inputs

- The analog ports APORT1, APORT2, APORT3, and APORT4 connect to external pins via analog buses (BUSAX, BUSAY, BUSBX, etc.) which are shared among other analog peripherals on the device
- APORT1 through APORT4 are each 32 channels wide with connections to two sub-buses: a 16-channel X bus and a 16-channel Y bus. In the ADC module, all X buses connect to the INP\_MUX and all Y buses connect to the INN\_MUX as



#### ADC – Selecting inputs

- In the ADC init Type\_Def, you can find the proper enumeration to set both the positive and negative inputs to the ADC.
- Ex: Single ended with ADC input on pin PA4
  - adc0\_single\_init.posSel =

adcPosSelAPORT3XCH12 = \_ADC\_SINGLECTRL\_POSSEL\_APORT3XCH12,

 You can find the enumeration using the BG only HAL reference manual

ADC Port	APORT	0	APORT1		APORT2		APORT3		APORT4	
Polarity	X	Υ	X	Y	X	Υ	X	Y	X	Y
Shared Bus	n/a		BUSAX	BUSAY	BUSBX	BUSBY	BUSCX	BUSCY	BUSDX	BUSDY
CH31								PB15	PB15	
CH30							PB14			PB14
CH29								PB13	PB13	
CH28							PB12			PB12
CH27								PB11	PB11	
CH26										
CH25										
CH24										
CH23				PF7	PF7					
CH22			PF6			PF6				
CH21				PF5	PF5					
CH20			PF4			PF4				
CH19				PF3	PF3					
CH18			PF2			PF2				
CH17				PF1	PF1					
CH16			PF0			PF0				
CH15										
CH14										
CH13								PA5	PA5	
CH12							PA4			PA4
CH11				PC11	PC11			PA3	PA3	
CH10			PC10			PC10	PA2			PA2
CH9				PC9	PC9			PA1	PA1	
CH8			PC8			PC8	PA0			PA0
CH7				PC7	PC7			PD15	PD15	
CH6			PC6			PC6	PD14			PD14
CH5								PD13	PD13	
CH4							PD12			PD12
CH3								PD11	PD11	
CH2							PD10			PD10
CH1				1						
CH0				1						



- Second, the ADCn must be set up
  - Inputs to the ADCn must be specified
    - Specify the Input source to the Analog to Digital Converter
      - If external to the MCU, the appropriate GPIO pin must be configured
      - ADCn external GPIO pins should be set to gpioModeDisabled



- Initialize the ADCn basic parameters
  - ADCn clock prescale value (remember, it is NOT to the power of 2)
  - The over sample rate
  - Time base for the ADC
  - Warmup
  - ADC\_Init();







- Second, the ADCn must be set up (continue)
  - Set up ADC conversion
    - Single conversion or continuous scan
    - Specify the Input source to the Analog to Digital Converter
    - Specify the Reference source to the Analog to Digital Converter
      - Match the reference properly to the voltage range of the input
    - Define the conversion resolution
    - Single ended or differential
    - Repetitive scan
    - ADC conversion resolution
    - Single scan
      - ADC\_InitSingle();
    - Scan sequence
      - ADC\_InitScan();





- Third, the DMA channel must be configured / initialized if DMA is being used with the ADC
  - Configure the DMA channel
    - DMA priority
    - DMA request source
    - DMA call back routine
    - DMA\_CfgChannel();
  - Configure the DMA descriptors
    - Size of DMA transfers
    - DMA arbitration setting
    - Incrementing of source or destination addresses
    - DMA\_CfgDescr();





- Forth, the ADCn interrupts must be enabled if needed
  - Clear all interrupts from the ADCn to remove any interrupts that may have been set up inadvertently by accessing the ADCn->IFC register or the emlib routine
  - Enable the desired interrupts by setting the appropriate bits in ADCn->IEN
  - Set BlockSleep mode to the desired Energy Mode
    - ADCn can be set to operate down to EM3
  - Enable interrupts to the CPU by enabling the ADCn in the Nested Vector Interrupt Control register using NVIC\_EnableIRQ(ADCn\_IRQn);





- Fifth, the ADCn interrupt handler must be included
  - Routine name must match the vector table name:

```
Void ADCn_IRQHandler(void) {
}
```

Inside this routine, you add the functionality that is desired for the ADCn interrupts





## Firmware Best Practices

- Int a;
- Are these three expression equivalent in c-code? NO

Integer Math



## Firmware Best Practices

- Another example
- In "real" math, (5/2) \* 3 = 7.5
- In Integer math, ordering matters towards precision



If staying strictly in Integer Math, always do the multiplication first. Will limit the loss of accuracy



## MCU math 101

- Int a;
- Are these two expression equivalent in c-code? NO

```
a = (5/2) * 4;

a = (2) * 4;

a = 8;

a = 5 * (4/2);

a = 5 * 2;

a = 10;
```



## MCU math 101



- Another example
  - Int Numerator = 50;
  - Int Denominator = 40;
  - Int Results;
    - Results = (Numerator / Denominator) \* 100;
    - Results = 1
    - Results = 1
  - To insure you get the desired results, use the following code:
    - Results = ((float) Numerator / (float) Denominator) \* 100;
    - Results = 120
      - The 120 is still stored as an integer into Results





# Cortex-M3: Integer vs floating point addition

```
C-code for integer addition:
```

```
int ramBufferData[BufferSize];
int Summation;

Summation = 0;
for(j=0;j<BufferSize;j++) {
    Summation = Summation + ramBufferData[j];
}</pre>
```

#### Assembly code equivalent:

```
Summation = Summation + ramBufferData[j];

00005450: ldr r3,[pc,#0x7c]; 0x54cc

00005452: ldr r2,[sp,#0x1c]

00005454: ldrh.w r3,[r3,r2,lsl #1]


00005458: ldr r2,[sp,#0x18]

0000545a: add r3,r2

0000545c: str r3,[sp,#0x18]
```

**6** Assembly Instructions








### 88 Assembly Instructions!



# Cortex-M3: Integer vs floating point addition

```
0000569c: lsls r2.r0.#1
                                                                                                                                                                   000056f2: beq 0x000000000005774
C-code for float addition:
                                                                                                                            0000569e: itttt ne
                                                                                00005804: ands r3,r0,#0x80000000
                                                                                                                                                                   000056f4: sub.w r2,r2,#0x1
           int ramBufferData[BufferSize];
                                                                                                                             000056a0: lsls.w r3,r1,#1
                                                                                00005808: it mi
                                                                                                                                                                   000056f8: asr.w r12,r1,r3
                                                                                                                             000056a4: teg r2,r3
           float Summation;
                                                                                0000580a: rsbs r0,r0,#0
                                                                                                                                                                   000056fc: adds.w r0,r0,r12
                                                                                                                             000056a8: mvns.w r12,r2,asr #24
                                                                                0000580c: movs.w r12,r0
                                                                                                                                                                   00005700: rsb.w r3,r3,#0x20
                                                                                                                            000056ac: mvns.w r12.r3.asr#24
          Summation = 0;
                                                                                00005810: it
                                                                                                                                                                   00005704: lsl.w r1,r1,r3
                                                                                                                             000056b0: beg 0x000000000005788
          for(j=0;j<BufferSize;j++) {
                                                                                00005812: bx
                                                                                                                             000056b2: lsr.w r2,r2,#24
                                                                                                                                                                   00005708: and r3,r0,#0x80000000
               Summation = Summation + ramBufferData[i];
                                                                                                                             000056b6: rsbs r3,r2,r3,lsr#24
                                                                                00005814: orr r3,r3,#0x4b000000
                                                                                                                                                                   0000570c: bpl 0x000000000005714
                                                                                                                             000056ba: itttt gt
                                                                                00005818:
                                                                                           mov r1,r0
                                                                                                                                                                   0000570e: rsbs r1,r1,#0
                                                                                                                             000056bc: adds r2,r2,r3
                                                                                00005814: mov.w r0.#0x0
                                                                                                                                                                   00005710: sbc.w r0,r0,r0,lsl#1
                                                                                                                             000056be: eors r1,r0
                                                                                0000581e: b
                                                                                               0x000000000000585a
                                                                                                                                                                   00005714: cmp.w r0,#0x800000
                                                                                                                             000056c0: eors r0,r1
Assembly code equivalent:
                                                                                2000585a: sub.w r3,r3,#0x800000
                                                                                                                                                                   00005718: bcc 0x000000000005742
                                                                                                                             000056c2: eors r1,r0
                                                                                0000585e: clz r2,r12
        Summation = Summation + ramBuffrAdcData[i];
                                                                                                                            000056c4: it lt
                                                                                                                                                                   0000571a: cmp.w r0,#0x1000000
                                                                                00005862: subs r2,#0x8
                                                                                                                             000056c6: rsbs r3,r3,#0
        00005452: ldr r3,[pc,#0x90]; 0x54e0
                                                                                                                                                                   0000571e: bcc 0x00000000000572e
                                                                                                                                          r3,#0x19
                                                                                                                             000056c8: cmp
                                                                                00005864: sub.w r3,r3,r2,lsl #23
                                                                                                                                                                   0000572e: cmp.w r1,#0x80000000
        00005454: ldr r2,[sp,#0x1c]
                                                                                                                             000056ca: it hi
                                                                                00005868: blt 0x00000000000588c
                                                                                                                                                                   00005732: adc.w r0,r0,r2,lsl #23
        00005456: ldrh.w r3,[r3,r2,lsl #1]
                                                                                                                             000056cc: bx lr
                                                                                0000586a: lsl.w r12,r1,r2
                                                                                                                                                                   00005736: it eq
        0000545a: mov
                            r0,r3
                                                                                                                             000056ce: tst r0.#0x80000000
                                                                                0000586e: add
                                                                                                r3,r12
                                                                                                                                                                   00005738: bic r0,r0,#0x1
                                                                                                                             000056d2: orr r0,r0,#0x800000
        0000545c: bl
                          0x00005804
                                                                                00005870: lsl.w r12,r0,r2
                                                                                                                             000056d6: bic r0,r0,#0xff000000
                                                                                                                                                                   0000573c: orr.w r0,r0,r3
        00005460: mov
                            r3.r0
                                                                                00005874: rsb.w r2,r2,#0x20
                                                                                                                            000056da: it ne
                                                                                                                                                                   00005740: bx lr
        00005462: ldr
                           r0,[sp,#0x18]
                                                                                00005878: cmp.w r12,#0x80000000
                                                                                                                             000056dc: rsbs r0,r0,#0
        00005464: mov
                           r1.r3
                                                                                                                             000056de: tst r1.#0x80000000
                                                                                0000587c: lsr.w r2,r0,r2
        00005466: bl
                          0x0000569c
                                                                                                                            000056e2: orr r1,r1,#0x800000
                                                                                00005880: adc.w r0,r3,r2
                                                                                                                            000056e6: bic r1,r1,#0xff000000
        0000546a: mov
                            r3.r0
                                                                                00005884: it
                                                                                               eq
                                                                                                                             000056ea: it ne
                          r3,[sp,#0x18]
        0000546c: str
                                                                                00005886: bic r0,r0,#0x1
                                                                                                                            000056ec: rsbs r1.r1.#0
                                                                                0000588a: bx
                                                                                                                             000056ee: teq r2,r3
```









# Energy loss due to use of floating point summation

- Power based from the Energy Profile for DMA call back routine
  - Energy = Power \* Time
  - Integer format addition
    - Energy = (3.3v \* 2.75mA) \* 0.501mS
    - Energy = 4.55 uJ
  - Floating format addition
    - Energy = (3.3v \* 3.83mA) \* 1.78mS
    - Energy = 22.5uJ

Integer addition is ~ 5X more energy efficient





## Cortex-M3: Strength in Integers

- Expressing a constant as a decimal point versus fractions in Integer math
  - 1.25 versus 5/4
- Is Output = 1.25\*Input equivalent to 5/4\*Input in Integer math?
  - NO!
    - In 1.25\*Input, the rounding occurs after the multiplication (Input = 5, Output = 6)
    - 5/4\*Input, the rounding occurs after 5/4 (Input = 5, Output = 5)
  - (5\*Input) / 4 is equivalent. (Input = 5, Output = 6)
- Lets determine the relative energy of each method using the following routine:

```
void TestRoutine(int Input){
  int Output;
  int j;
  for(j=0;j<10000;j++) Output = 1.25*Input;
// for(j=0;j<10000;j++) Output = Input*5/4;
}</pre>
```











# Assembly code for Output = 1.25\*Input

```
00005826: it
                                                                                               r1,r1,#0x100000
                                                                                                                      00005af2:
000055a2: ldr
                r0,[sp,#0x4]
                                                       eq
                                                                              00005a7c: orr
                                                                                                                                adc.w r1,r1,r4,lsl #20
                                                                              00005a80: orr r3,r3,#0x100000
                                                                                                                      00005af6:
000055a4:
                0x00005978
                                       00005828: adds r3,#0x20
                                                                                                                                gog
                                                                                                                                      {r4,r5,r6,pc}
           bl
                                       0000582a: sub.w r3,r3,#0xb
                                                                              00005a84: beg 0x0000000000005af8
                                                                                                                      00005e68:
                                                                                                                                 'lsl.'w r2,r1,#1
000055a8: mov r2.r0
                                                                              00005a86: umull r12,lr,r0,r2
000055aa: mov
                                       0000582e: subs.w r2,r3,#0x20
                                                                                                                      00005e6c: adds.w r2,r2,#0x200000
                 r3,r1
                                       00005832: bge 0x00000000000584e0 00005a8a: mov.w r5,#0x0
                                                                                                                      00005e70:
000055ac: mov
                                                                                                                                      0x0000000000005e9e
                 r0.r2
                                                                                                                                bcs
                                       000584e: it
                                                                              00005a8e:
                                                                                         umlal lr,r5,r1,r2
                                                                                                                      00005e72: bpl
000055ae: mov
                 r1,r3
                                                                                                                                      0x0000000000005e98
                                       00005850: rsb.w r12,r2,#0x20
000055b0: mov.w r2,#0x0
                                                                              00005a92: and r2,r6,#0x80000000
                                                                                                                      00005e74: mvn r3,#0x3e0
                                                                              00005a96:
000055b4: ldr
                r3,[pc,#0x30]; 0x55e4
                                       00005854:
                                                  lsl.w r1,r1,r2
                                                                                         umlal lr,r5,r0,r3
                                                                                                                      00005e78: subs.w r2,r3,r2,asr #21
                                                                              00005a9a: mov.w r6,#0x0
00005a9e: umlal r5,r6,r1,r
000055b6: bl
                0x00005a44
                                       00005858:
                                                  lsr.w r12,r0,r12
                                                                                                                      00005e7c: bls
                                                                                                                                     0x0000000000005ea4
                                       0000585c:
                                                                                                                      00005e7e: lsl.w r3,r1,#11
000055ba: mov
                 r2,r0
                                                  itt le
                                                                                         umlal r5,r6,r1,r3
                                                                              00005aa2:
000055bc: mov
                                       0000585e: orr.w r1,r1,r12
                                                                                                                      00005e82: orr
                 r3,r1
                                                                                         tea
                                                                                              r12,#0x0
                                                                                                                                     r3,r3,#0x80000000
                                                                                        it
                                                                              00005aa6:
000055be: mov
                 r0.r2
                                       00005862:
                                                  Isls r0,r2
                                                                                                                      00005e86: orr.w r3,r3,r0,lsr #21
                                                                                              ne
                                       00005864: subs r4,r4,r3
                                                                              00005aa8: orr lr,lr,#0x1
000055c0: mov r1,r3
                                                                                                                      00005e8a: tst r1,#0x80000000
                                                                              00005aac: sub.w r4,r4,#0xff
                                       00005866: ittt ge
                                                                                                                      00005e8e:
                                                                                                                                 lsr.w ró,r3,r2
000055c2:
               0x00005e68
                                                                              00005ab0: cmp.w r6,#0x200
00005ab4: sbc r4,r4,#0x300
000055c6: mov r3,r0
                                       00005868: add.w r1,r1,r4,lsl #20
                                                                                                                      00005e92:
                                                                                                                                 it
                                                                                                                                    ne
                                                                                                                      00005e94:
000055c8: str
                r3,[sp,#0xc]
                                       0000586c:
                                                  orrs r1,r5
                                                                                                                                 rsbs
                                                                                                                                      r0.r0.#0
                                       0000586e: pop {r4,r5,pc}
00005a44: push {r4,r5,r6,lr}
00005978: teg
                                                                              00005ab8: bcs 0x000000000005ac4
                                                                                                                      00005e96:
               r0.#0x0
                                       00005a44: push {r4,r5,r6,lr} 00005a46: mov.w r12,#0xff
0000597c: itt
                                                                              00005aba:
                                                                                         Isls.w lr,lr,#1
0000597e: movs r1,#0x0
                                                                              00005abe: adcs r5,r5
00005980:
                                       00005a4a: orr r12,r12,#0x700
                                                                              00005ac0: adc.w r6,r6,r6
00005982: push {r4,r5,lr}
                                       00005a4e: ands.w r4,r12,r1,lsr #20
                                                                              00005ac4: orr.w r1,r2,r6,lsl #11
                                       00005a52:
00005a54:
00005984: mov.w r4,#0x400
                                                                              00005ac8: orr.w r1,r1,r5,lsr #21
                                                  ittte ne
00005988: add.w r4,r4,#0x32
                                                                              00005acc: lsl.w r0,r5,#11
                                                  ands.w r5,r12,r3,lsr #20
0000598c: ands r5,r0,#0x80000000
                                                                              00005ad0: orr.w r0,r0,lr,lsr #21
                                       00005a58:
                                                        r4,r12
00005990: it
                                       00005a5c: teg
                                                       r5,r12
                                                                              00005ad4: lsl.w lr,lr,#11
               mi
                                                       0x000000000005c20
00005992: rsbs r0,r0,#0
                                       00005a60:
                                                  bl ·
                                                                              00005ad8:
                                                                                         subs.w r12,r4,#0xfd
00005994: mov.w r1,#0x0
                                       00005a64: add r4,r5
                                                                              00005adc:
                                                                                         it hi
00005998: b
                0x000000000005818
                                       00005a66: eor.w r6,r1,r3
                                                                              00005ade: cmp.w r12,#0x700
00005818: teg r1,#0x0
                                       00005a6a: bic.w r1,r1,r12,lsl #21
                                                                              00005ae2: bhi 0x0000000000005b22
0000581c: itt
                                       00005a6e: bic.w r3,r3,r12,lsl #21
                                                                              00005ae4:
                                                                                         cmp.w lr,#0x80000000
0000581e: mov 'r1,r0
                                       00005a72:
                                                  orrs.w r5,r0,r1,lsl #12
                                                                              00005ae8:
                                                                                         it
00005820: movs r0,#0x0
                                       00005a76:
                                                      ne
                                                                              00005aea: lsrs.w lr,r0,#1
00005822: clz
                                       00005a78: orrs.w r5,r2,r3,lsl #12
                                                                              00005aee: adcs r0,r0,#0x0
```





# Assembly code for Output = (5\*Input)/4

```
000055ca: ldr r2,[sp,#0x4]
000055cc: mov r3,r2
000055ce: lsls r3,r3,#2
000055d0: add r3,r2
000055d2: cmp r3,#0x0
000055d4: bge 0x000055d8
000055d6: adds r3,#0x3
000055d8: asrs r3,r3,#0x2
000055da: str r3,[sp,#0xc]
```





## Cortex-M3: Strength in Integers


 Converting decimal points to whole number fractions where possible results in significant Energy Savings!

• Energy for 1.25\*Input = 2031.0uJ


• Energy for (5\*Input)/4 = 202.3uJ

A 90% savings in Energy by going to Whole Fractions!


- A more common mistake or error may be specifying a whole number constant as a decimal or floating point number
  - Lets experiment with 1/1.0, 2/2.0, and 7/7.0






























## Cortex-M3: Strength in Integers

- In summary, the Cortex-M3 is much more efficient using integers
  - Where possible, express decimals as fractions
    - To be equivalent, the division should be the last operation
  - Make sure integer constants are not mistakenly become floating point numbers by adding a decimal point!
  - 82 to 91% less energy used or 5.6 to 11.5x more Energy efficient!
- Insure that the constants and variables types match the end results

