# ECEN 5823-001 / -001B

Mobile Computing & IoT Security

Lecture #4

08 September 2017





#### Agenda

- Class announcements
- Office Hours
- Review of Simplicity Exercise Will postpone to Tuesday the 12<sup>th</sup>
- Managing Energy Modes Assignment
  - Objective: Become more familiar with the Silicon Labs' Simplicity development system as well as learn the different Blue Gecko energy modes and how to manage them.
- Documentation style sheet
- Interrupts
- LETIMERO
- Wireless Networks Infrastructure





#### Class Announcements

- Quiz #2 is due at 11:59pm on Sunday, September 10<sup>th</sup>, 2017
- Slack is set up
  - Everyone that submitted the Simplicity Exercise has been invited to the ioteff17 slack team
  - The following Slack channels have been setup for the next assignment
    - managingenergymodes
    - letimer0
- Managing Energy Mode Assignment is due at 11:59pm on Wednesday, September 13<sup>th</sup>, 2017





#### Office Hours

- Savitha Tue & Thu 11 AM to 1 PM
- Raj Mon & Wed 12 PM to 2 PM
- Location: ECEE 285 (edited)





#### Managing Energy Modes Assignment





### Program documentation style sheet

- Can be found in the course D2L Content Section under Course Content
  - MCIOTS Style document Spring 2017.pdf
- The purpose of this document is to set a minimum set of rules of program code documentation to enable:
  - Understanding of code
  - Enable the course instructing team to assist with code when requested
  - Grade the programming assignments
- Not following this style sheet will result in reduction of programming assignment scores





### Additional comments on coding style

```
@file sleep.c
* @section License
  <b>(C) Copyright 2015 Silicon Labs, http://www.silabs.com</b>
* Permission is granted to anyone to use this software for any purpose,
* including commercial applications, and to alter it and redistribute it * freely, subject to the following restrictions:
* 1. The origin of this software must not be misrepresented; you must not

* claim that you wrote the original software.
* 2. Altered source versions must be plainly marked as such, and must not be

   misrepresented as being the original software.

3. This notice may not be removed or altered from any source distribution.
* DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Labs has no * obligation to support this Software. Silicon Labs is providing the * Software "AS IS", with no express or implied warranties of any kind, * including, but not limited to, any implied warranties of merchantability
* or fitness for any particular purpose or warranties against infringement * of any proprietary rights of a third party.
* Silicon Labs will not be liable for any consequential, incidental, or
  special damages, or any other relief, or for any claim by any third party, arising from your use of this Software.
```





#### Additional comments on coding style

For the instructing team to provide help and suggestions with programming assignments, the following documentation must be included. Without this documentation, it is very difficult and time consuming to review and provide help.

1. No use of Init TypeDef defaults. The constructs must be fully specified by one of the following methods. The instructing team does not memorize or know the defaults of the Init TypeDef defaults.

```
LETIMERO init;
LETIMER Init TypeDef
int intFlags;
int Comp0 init;
int Compl init;
int LETIMERO prescaler;
int ULFRCO count calibrated;
LETIMERO init.bufTop = false;
LETIMERO init.compo top = true;
LETIMERO init. debugRun = false;
LETIMERO init.enable = false;
LETIMERO init.outOPol = 0;
LETIMERO init.out1Pol = 0;
LETIMERO init.repMode = letimerRepeatFree;
LETIMERO init.rtcCompOEnable = false;
LETIMERO init.rtcComplEnable = false;
LETIMERO init.ufoa0 = letimerUFOANone;
LETIMERO init.ufoa1 = letimerUFOANone;
LETIMER Init (LETIMERO, &LETIMERO init);
```



Or,



#### MCIOTS Style Sheet – Fall 2016

2. No register bit manipulation with direct bit or hex values where appropriate and possible. Use of using the enumerations provided by the MCU/SOC provider to address bit names and fields. Similar to the use of Init TypeDef defaults, the instruction team does not memorize the value of each bit field in a register.

```
LETIMERO->IEN |= 0x00000004; Not acceptable
LETIMERO->IEN |= LETIMER IEN UF; Acceptable
```





## Energy Profiler providing erratic results

- If your Energy profiler is measuring current in the sleep mode < than 1nA which is not possible, you may need to reset the Energy profiler and Simplicity to obtain correct results. Below is the suggested process to reset your environment:
  - 1. Quit Studio.
  - 2. Unplug your device from PC, then re-plug it.
  - 3. Start Studio. That should solve the problem.


This problem usually happens when you plug in your device while Studio is running.

# http://www.silabs.com/products/mcu/Pages/32-bit-mcu-application-notes.aspx



Application notes

+ Software examples








## Interrupt Requests (IRQ)


- Generic steps of a controller receiving an interrupt
- Enabled, Prioritize, Vector to Interrupt Service Routine





#### ARM Cortex-M4 Interrupt process

- Similar to the generic interrupt process, but there are multiple specific ISRs available
- These ISRs more efficient direct the controller to the required Interrupt Handle







#### ARM Cortex-M4


Interrupt Vector Table **UARTO ISR Address** Single Interrupt Example **UART1 ISR Address** TIMERO ISR Address TIMER1 ISR Address TIMERO IRQ Main thread TIMERO ISR





### ARM Cortex-M4 Nested Interrupt example

- 1. CPU is interrupt with a low priority interrupt
- 2. While in the low priority ISR, a higher priority interrupt occurs
- 3. System jumps to the higher priority ISR in the middle of the lower priority ISR
- 4. The higher priority routine completes and returns to the initial ISR
- 5. The low priority routine completes and returns to where the CPU left off







#### ARM Cortex-M4 Interrupt priority

- How do you determine which interrupt can interrupt an Interrupt Service Routine (ISR)?
  - Prioritizing the Interrupts
    - Lower-latency interrupts can interrupt a lower-priority ISR to service the most time critical interrupts such as servicing a UART before its buffer overflows
    - A higher priority interrupt will be handled before a lower priority interrupt if they occur simultaneously
- The CPU will continue where it left off after all the pending interrupts have been serviced



#### ARM Cortex-M4 internal interrupts

```
isr vector:
           StackTop
                                 /* Top of Stack */
   .long
           Reset Handler
                                 /* Reset Handler */
   .long
                                 /* NMI Handler */
           NMI Handler
   .long
           HardFault Handler
                                 /* Hard Fault Handler */
   .long
           MemManage Handler
                                 /* MPU Fault Handler */
   .long
           BusFault Handler
                                 /* Bus Fault Handler */
   .long
           UsageFault Handler
                                 /* Usage Fault Handler */
   .long
           Default Handler
                                 /* Reserved */
   .long
           SVC Handler
                                 /* SVCall Handler */
   .long
   .long
           DebugMon Handler
                                 /* Debug Monitor Handler */
           Default Handler
                                 /* Reserved */
   .long
           PendSV Handler
                                 /* PendSV Handler */
   .long
           SysTick Handler
                                 /* SysTick Handler */
   .long
```





#### Silicon Labs Gecko peripheral interrupts

```
/* External interrupts */
                                                                         UARTO RX IRQHandler
                                                                 .long
                             /* 0 - DMA */
            DMA IRQHandler
    .long
                                                                         UARTO TX IRQHandler
                                                                 .long
            GPIO EVEN IRQHandler
                                  /* 1 - GPIO EVEN */
   .long
                                                                         LEUARTO IRQHandler
                                                                 .long
            TIMERO IRQHandler /* 2 - TIMERO */
   .long
                                                                         LEUART1 IRQHandler
                                                                  .long
            USARTO RX IRQHandler /* 3 - USARTO RX */
    .long
                                                                         LETIMERO IRQHandler
                                                                  .long
            USARTO TX IRQHandler /* 4 - USARTO TX */
   .long
                                                                 .long
                            /* 5 - ACMPO */
            ACMP0 IRQHandler
    .long
                                                                 .long
            ADC0 IRQHandler
                             /* 6 - ADCO */
    .long
                                                                         PCNT2_IRQHandler
                                                                 .long
                             /* 7 - DACO */
            DACO IRQHandler
   .long
                                                                         RTC IRQHandler
                                                                 .long
            .long
                                                                         CMU IRQHandler
                                                                 .long
            GPIO ODD IRQHandler /* 9 - GPIO ODD */
    .long
                                                                         VCMP IRQHandler
                                                                 .long
            TIMER1 IRQHandler /* 10 - TIMER1 */
    .long
                                                                         LCD IRQHandler
                                                                 .long
            TIMER2 IRQHandler /* 11 - TIMER2 */
   .long
                                                                         MSC IRQHandler
                                                                 .long
            USART1 RX IRQHandler /* 12 - USART1 RX */
    .long
                                                                         AES IRQHandler
                                                                 .long
            USART1 TX IRQHandler /* 13 - USART1 TX */
   .long
                                /* 14 - USART2 RX */
            USART2 RX IRQHandler
   .long
                                  /* 15 - USART2 TX */
            USART2 TX IRQHandler
    .long
```

```
/* 16 - UARTO RX */
                     /* 17 - UARTO TX */
                     /* 18 - LEUARTO */
                     /* 19 - LEUART1 */
                      /* 20 - LETIMERO */
PCNTO IRQHandler /* 21 - PCNTO */
PCNT1 IRQHandler /* 22 - PCNT1 */
                /* 23 - PCNT2 */
                 /* 24 - RTC */
                 /* 25 - CMU */
                  /* 26 - VCMP */
                 /* 27 - LCD */
                 /* 28 - MSC */
                 /* 29 - AES */
```





## Peripheral IRQ generation

#### 23.5.9 LETIMERn\_IF - Interrupt Flag Register

Offset	Bit Position																															
0x020	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	=	10	6	8	7	9	5	4	က	2	-	0
Reset					-																							0	0	0	0	0
Access																												В	В	В	æ	<u>с</u>
Name																												REP1	REP0	UF	COMP1	COMPO

Bit	Name	Reset	Access	Description										
31:5	Reserved	Reserved To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)												
4	REP1	0	R	Repeat Counter 1 Interrupt Flag										
	Set when repeat counter 1 reaches zero.													
3	REP0	0	R	Repeat Counter 0 Interrupt Flag										
	Set when repeat counter 0 reaches zero or when the REP1 interrupt flag is loaded into the REP0 interrupt flag.													
2	UF 0 R Underflow Interrupt Flag													
	Set on LETIMER u	ınderflow.												
1	COMP1	0	R	Compare Match 1 Interrupt Flag										
	Set when LETIME	R reaches the value of 0	COMP1											
0	COMP0	0	R	Compare Match 0 Interrupt Flag										
	Set when LETIME	Set when LETIMER reaches the value of COMP0												

- A peripheral interrupt to the system will only occur when:
  - The interrupt conditions sets its bit in the IF register, and
  - The corresponding bit in the IEN register is set
  - And, the Interrupt has been enabled through the MCU NVIC, Nested Vector Interrupt Controller





## NVIC – Nested Vector Interrupt Controller

- Integrated in the ARM Cortex-M processor
  - Each IRQ will set a pending bit in the NVIC register when asserted
  - An interrupt to the Interrupt Service Routine will occur only if this interrupt is Enabled in the NVIC



- The pending bit will automatically be cleared by hardware when the corresponding ISR is entered
- NOTE: The interrupt flag in the peripheral Interrupt Flag registers are not automatically cleared when the ISR is entered



#### Interrupt priority

- Each IRQ has 3 bits in the Priority Level Registers (IPRn) that control the interrupt priority
- These bits can be configured to two types of priority:
  - Preempt determines whether an interrupt can be executed when the processor is already running another ISR
  - And, sub priority determines which interrupt is vectored to if two interrupts have the same preempt priority
    - If the preempts have the same sub priority, the interrupt with the lower IRQ number will be handled first (ex. IRQ0 has highest priority out of reset)



#### Interrupt Priority Register

 The number of bits for preempt and sub priority are defined by the bits set in the AIRC register

Figure 2.2. Definition of Priority Fields in Priority Level Register

PRIGROUP	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0-4	Preempt	priority		Not implemented									
5	Preempt	priority	Sub priority	Not implemented									
6	Preempt priority	Sub prior	ity	Not imple									
7	Sub prior	ity		Not implemented									





### How to insure atomic instruction operation?

- In concurrent programming, an **operation** (or set of **operations**) is **atomic**, linearizable, indivisible or uninterruptible if it appears to the rest of the system to occur instantaneously. Atomicity is a guarantee of isolation from concurrent processes. (definition by Google)
  - All interrupts disabled, CORE\_ATOMIC\_IRQ\_DISABLE();
  - Atomic operation
  - All interrupts renabled, CORE\_ATOMIC\_IRQ\_ENABLE();





#### Best practices in ISR code writing

Clear pending interrupts immediate in the ISR so that if another interrupt occurs, you will not be clearing an interrupt that has not been processed

```
void peripheral_IRQHandler() {
    int intFlags;
    intFlags = Peripheral_IntGet(Peripheral); //determine pending interrupts
    Peripheral_IntClear(Peripheral, intFlags);
    /*ISR handling code based on interrupts set in intFlag*/
}
```






## Best practices in ISR code writing – part 2

If an interrupt routine needs to be atomic or it cannot be interrupted by another interrupt, interrupts through the NVIC should be disabled and then re-enabled











#### Low Energy Timer














#### **Low Energy Timer Highlights**

- 16-bit counter, 8-bit repeat
- Clocked from LFXO/LFRCO
- Waveform generation
- Duty cycle control of external components/sensors
- Availabled down to Deep Sleep (EM2)



#### Blue Gecko - Available down in EM3 using the ULFRCO




#### Low Energy Timer

- a 16-bit down counter which is clocked off the LFA clock branch
- The top of the counter can be set to COMPO or to 0xFFFF upon underflow, reaching 0
- Interrupts can be generated on count matches to COMPO, COMP1, and Underflow
  - The Interrupt status can be found in the LETIMERO IF register
- The LETIMER clock frequency is defined by the following equation based on the LETIMERn 4-bit prescaler value in the CMU\_LFAPRESCO register
  - LETIMERfrequency = LFACLKfrequency / 2^LETIMERn





Low Energy Timer







- First, the clock tree to the LETIMERO must be established
  - Without establishing the clock tree, all writes to the LETIMERO registers will not occur
  - Pseudo code in the CMU setup routine to enable the LETIMERO clock tree:
    - If using LFXO, enable the LFXO using the CMU\_OscillatorEnable routine
    - Select the appropriate Low Frequency clock for the LFA clock tree depending on lowest energy mode for the LETIMERO
      - If EM0 EM2, use CMU\_ClockSelectSet to select the LFXO for LFA
      - If EM3, use the CMU\_ClockSelectSet to select ULFRCO for LFA
    - Enable the Low Frequency clock tree by using the CMU\_ClockEnable for CORELE
    - Lastly, enable the LFA clock tree to the LETIMERO using the CMU\_ClockEnable for the LETIMERO





- Second, the LETIMERO must be set up
  - Define all variables in the LETIMER\_Init\_TypeDef to configure the LETIMERO to perform as desired (disable the LETIMERO at this time)
  - Then initialize the LETIMERO using the LETIMER\_Init command
  - If required, writing directly to the CMU->LFAPRESCO register, update the LFA prescaler
  - Program the COMP0 and COMP1 register with the values required to obtain the functionality desired using LETIMER\_CompareSet command
  - Wait for the LETIMERO synch bit is cleared before proceeding by accessing the register LETIMERO->SYNCBUSY



- Third, the LETIMERO interrupts must be enabled
  - Clear all interrupts from the LETIMERO to remove any interrupts that may have been set up inadvertently by accessing the LETIMERO->IFC register or the emlib routine
  - Enable the appropriate LETIMERO interrupts by setting the appropriate bits in the LETIMERO->IEN register or using an emlib routine
  - Set the appropriate BlockSleep mode for this peripheral based on the system configuration such as going to EM3 or limiting to a higher EM level such as EM1 or EM2
  - Enable interrupts to the CPU by enabling the LETIMERO in the Nested Vector Interrupt Control register using NVIC\_EnableIRQ(LETIMERO\_IRQn);





- Fourth, the LETIMERO interrupt handler must be included
  - Routine name must match the vector table name:

```
Void LETIMERO_IRQHandler(void) {
}
```

- Inside this routine, you add the functionality that is desired for the LETIMERO interrupts
- Note: Most timers are meant to repeat, so an unBlockSleep call most likely will not be needed in the LETIMERO interrupt handler



- Lastly, enable the LETIMERO when it is desired to have the peripheral to start operation
  - Can enable the LETIMERO by writing directly to the LETIMERO or using the emlib routin LETIMER\_Enable(LETIMERO, true);



#### LETIMERO Compare Registers

- The LETIMER has two compare match registers, LETIMERn\_COMP0 and LETIMERn\_COMP1
  - Each of these compare registers are capable of generating an interrupt when the counter value LETIMERn\_CNT becomes equal to their value.
  - When LETIMERn\_CNT becomes equal to the value of LETIMERn\_COMPO, the interrupt flag COMPO in LETIMERn\_IF is set, and when LETIMERn\_CNT becomes equal to the value of LETIMERn\_COMP1, the interrupt flag COMP1 in LETIMERn\_IF is set.
    - Setting the correct count value with the known period of the clock used by LETIMER, the
      period of the LETIMER can be divided into an On Duty Cycle and an Off Duty Cycle





#### LETIMERO Top Value

• If COMPOTOP in LETIMERn\_CTRL is set, the value of LETIMERn\_COMPO acts as the top value of the timer, and LETIMERn\_COMPO is loaded into LETIMERn\_CNT on timer underflow.



- A specific period of the LETIMERO can be set by COMPOTOP being set and the correct count value programmed into COMPO if the clock period is known for the LETIMER
- Else, the timer wraps around to 0xFFFF. The underflow interrupt flag UF in LETIMERn\_IF is set when the timer reaches zero
  - The period with COMPOTOP is defined by 0xFFFF \* the clock period used for LETIMER





#### LETIMER Buffered Top Value

- If BUFTOP in LETIMERn\_CTRL is set, the value of LETIMERn\_COMPO is buffered by LETIMERn\_COMP1
- In this mode, the value of LETIMERn\_COMP1 is loaded into LETIMERn\_COMP0 every time LETIMERn\_REP0 is about to decrement to 0
- This can for instance be used in conjunction with the buffered repeat mode to generate continually changing output waveforms
- Write operations to LETIMERn\_COMPO have priority over buffer loads



## Setting up the LETIMERO

- Lastly, enable the LETIMERO when it is desired to have the peripheral to start operation
  - Can enable the LETIMERO by writing directly to the LETIMERO or using the emlib routin LETIMER\_Enable(LETIMERO, true);



#### LETIMER Repeat Modes

Table 2.1. LETIMER Repeat Modes


REPMODE	Mode	Description
00	Free	The timer runs until it is stopped
01	One-shot	The timer runs as long as LETIMERn_REP0 != 0. LETIMERn_REP0 is decremented at each timer underflow.
10	Buffered	The timer runs as long as LETIMERn_REP0 != 0. LETIMERn_REP0 is decremented on each timer underflow. If LETIMERn_REP1 has been written, it is loaded into LETIMERn_REP0 when LETIMERn_REP0 is about to be decremented to 0.
11	Double	The timer runs as long as LETIMERn_REP0 != 0 or LETIMERn_REP1 != 0. Both LETIMERn_REP0 and LETIMERn_REP1 are decremented at each timer underflow.





# Free Running flow diagram

Figure 23.2. LETIMER State Machine for Free-running Mode





# LETIMER interrupt emlib routine examples

- There are 5 interrupts available for LETIMER0
- emlib routine to enable interrupts
- LETIMER\_IntEnable(LETIMER\_TypeDef \*letimer, unit32 flags);

  \*\*Indication to enable interrupts

  \*\*LETIMER\_IntDisable(LETIMER\_TypeDef \*letimer)

  \*\*Indication to enable interrupts

  \*\*LETIMER\_IntDisable(LETIMER\_TypeDef \*letimer)

  \*\*Indication to enable interrupts


  \*\*Letimer to disable interrupts

  \*\*Leti
- emlib routine to disable interrupts
- emlib routine to clear interrupts
  - LETIMER\_IntClear(LETIMER\_TypeDef \*letimer, unit32\_flags); xample
- example

```
IntEnable(LETIMER TypeDef *letimer, uint32 t flags)
```












# **GPIO** Peripheral


- Individual configuration for each pin
  - Tristate (reset state)
  - Push-pull
  - Open-drain
  - Pull-up resistor
  - Pull-down resistor
  - Four drive strength modes
    - HIGH
    - STANDARD
    - LOW
    - LOWEST





#### GPIO – Open drain

- Common configuration when multiple sources may drive the bus
  - 12C






# GPIO – Push/Pull configuration

- Common Output or input configuration when a single source is driving the net
- In output mode, it can be used to:



- Source current to an LED by driving the positive node of the LED
- Or, sink current from an LED by connecting to ground the negative/ground node of the LED








- First, the clock tree to the GPIO must be established
  - Without establishing the clock tree, all writes to the GPIO registers will not occur
  - Pseudo code in the CMU setup routine to enable the GPIO clock tree:
    - Lastly, enable the GPIO clocking using the CMU\_ClockEnable for the GPIO






- Second, the GPIO must be set up
  - Specifying the pins
    - Both the Port and Pin # is required
    - For the Leopard Gecko, use the schematic from Simplicity
  - What is the function of the pins?
    - Push-Pull
    - Open drain
    - Etc.
  - Program the functionality of the GPIO pin using GPIO\_PinModeSet
  - Program drive strength of the GPIO pin using GPIO\_DriveModeSet













- Third, the GPIO interrupts must be enabled if needed
  - Clear all interrupts from the GPIO to remove any interrupts that may have been set up inadvertently by accessing the GPIO->IFC register or the emlib routine
  - GPIO\_IntConfig emlib command to set GPIO interrupts
  - Enable the appropriate GPIO interrupts by setting the appropriate bits in the GPIO->IEN register or using an emlib routine
    - There are two interrupt vectors (handlers) for the GPIO
      - Even GPIO pins
      - Odd GPIO pins
  - No need to set BlockSleep mode since GPIO pins work EM0 thru EM3
  - A subset of GPIO pins works down to EM4
  - Enable interrupts to the CPU by enabling the GPIO in the Nested Vector Interrupt Control register using NVIC\_EnableIRQ(GPIO\_EVEN\_IRQn); or NVIC\_EnableIRQ(GPIO\_ODD\_IRQn);





- Fourth, the GPIO interrupt handler must be included
  - Routine name must match the vector table name:

```
Void GPIO_EVEN_IRQHandler(void) {
}
Or
Void GPIO_ODD_IRQHandler(void) {
}
```

Inside this routine, you add the functionality that is desired for the GPIO interrupts





# GPIO – Input / Output



 To read a GPIO pin, direct register access can be used or emlib routine GPIO PinInGet



- Setting a GPIO pin output:
  - Programming a one or "high" with GPIO\_PinOutSet
  - Programming a zero or "low" with GPIO\_PinOutClear

