Google ic 7432 truth table praveen kumar

All Images Maps Videos News More Search tools SafeSearch



Input	Input	Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



INPUT		OUTPUT
A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

Truth Table







A	B	C
0	0	
0	1	
1	0	
1	1	



Input	Input	Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Z-Series Innova s
www.zseries.in - 474 × 315 - Searc
IC 7432: It is a quad two input OR g used independently. On any gate if the Output is 'High' ...

Visit page View image

Related images:



put	Input	Outp
A	B	
0	0	
0	1	
1	0	
1	1	



A	B	Q
0	0	1
0	1	1



nput	Output
A	Y
0	1
1	0



INPUT	OUTP
A	B
0	0
0	1
1	0
1	1

Truth Table

Images may be subject to copyright. - Se



NAND Gate Truth Table

Inputs A	B	Output C
0	0	1
0	1	1
1	0	1
1	1	0



A	B	Out
0	0	0
0	1	1
1	0	1
1	1	1

The OR operation will be signified by A + B. Other common mathematical notations for it are A ∨ B and A ∪ B, called the union of A and B.





A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0



A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0







A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	*
1	1	1	*



INPUT		OUTPUT
A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Inputs		outp
W	X	Y	Z = W
0	0	0	
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



A	B	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	1	0
0	0	0	X	X	X	0	0
0	0	1	X	X	X	0	1
0	1	X	0	X	X	0	0
0	1	X	1	X	X	0	1
1	0	X	X	0	X	0	0
1	0	X	X	1	X	0	1
1	1	X	X	X	0	0	0
1	1	X	X	X	1	0	1

Inputs		Outputs
X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1









Analog Input	A	B	C	Digital Output X	Y
0 to $\frac{1}{4}Vcc$	0	0	0	0	0
$\frac{1}{4}Vcc$ to $\frac{2}{4}Vcc$	0	0	1	0	1
$\frac{2}{4}Vcc$ to $\frac{3}{4}Vcc$	0	1	1	1	0
$\frac{3}{4}Vcc$ to Vcc	1	1	1	1	1



Input Data A				Input Data B				Addition				
A4	A3	A2	A1	B4	B3	B2	B1	C	S4	S3	S2	S1
1	0	0	0	0	0	0	1	0	0	1	0	1
1	0	0	0	1	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0
0	0	0	1	0	1	1	1	0	1	0	0	0
1	0	1	0	1	0	1	1	1	0	0	1	0
1	1	1	0	1	1	1	1	1	0	1	0	1
1	0	1	0	1	1	0	1	1	0	1	1	1







B	A	OUT
0	0	0
0	1	1
1	0	1
1	1	1

Inputs			Outputs							
a	b	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
Output function			$\overline{a}\overline{b}\overline{c}$	$\overline{a}\overline{b}c$	$\overline{a}b\overline{c}$	$\overline{a}bc$	$a\overline{b}\overline{c}$	$a\overline{b}c$	$ab\overline{c}$	abc







A	B	X
0	0	1
0	1	1
1	0	1
1	1	0



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1







BCD Input				Excess-3 Output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x



CLK	Q3	Q2	Q1	Q0	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

Excess-3 Input				BCD Output			
G3	G3	G3	G3	B3	B2	B1	B0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0
1	1	1	1	0	1	0	1
1	1	1	1	0	1	1	0
1	1	1	1	0	1	1	1
1	1	1	1	1	0	0	0
1	1	1	1	1	0	0	1







A	B	X
0	0	1
0	1	1
1	0	1
1	1	0



Type of component	Specifications
IC 7404	Hex inverter, NOT gate
IC 7408	Quad 2-input AND gate
IC 7432	Quad 2-input OR gate
Resistors	330Ω, ¼W, carbon composition, 15% tolerance
LED	color , VF =
Diodes	1N4001 rectifier diode
Capacitor	1000μF/25V electrolytic capacitor
Transformer	6V-0V-6V, 500mA secondary transformer
IC 7805	+5V, 3-terminal regulator IC





FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

INPUT		OUTPUT
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Inputs		Output
A	B	X
0	0	0
0	1	1
1	0	1
1	1	1