
Valid Chips **Truth Table** Pin Diagram **KEY** The numbers of chips that The Truth Table for the Gate(s) on the A diagram of the chip are identical in function for chip appears here. appears here. this lab appear here. Pin Type (Gate Number & Gate In/Output Identification) Chip Pin Number 14 - Vcc 13 - 3A **-** 3B 1Y 12 11 - 3Y 10 - 4A 9 - 4B 2Y GND 8 - 4Y Gate Diagrams 7400 Quadruple 2-Input NAND Gates N7400N N74H00N Input Input Output N74S00N N74LS00N 1Y N7400F N74H00F L L Н 2A Н 4 L Н N74S00F N74LS00F Н L Η 2Y GND 7 7402 Quadruple 2-Input NOR Gates N7402N 1Y 14 Vcc N74S02N N74LS02N Input - 3Y Input Output В 1A N7402F L L Н **-** 3A N74S02F N74LS02F L Η L 2В 10 - 4Y Η L L 2A **-** 4B 9 Η Н GND **7404 Six Inverters** N7404N N74H04N Input Output N74S04N N74LS04N - Vcc N7404F N74H04F Η 6A Н N74S04F N74LS04F L **-** 6Y **-** 5A 10 - 5Y 3A 9 - 4A 3Y -6 GND 7 8 - 4Y

Valid Chips Truth Table Pin Diagram

7408 Quadruple 2-Input AND Gates

N7408N N74H08N N74S08N N74LS08N N7408F N74H08F N74S08F N74LS08F


Input	Input	Output
A	В	Y
L	L	L
L	H	L
H	L	L
H	H	H



7410 Triple 3-Input NAND Gates

N7410N N74H10N N74S10N N74LS10N N7410F N74H10F N74S10F N74LS10F


Input	Input	Input	Output
A	В	C	Y
L	L	L	H
L	L	H	H
L	H	L	H
L	H	H	H
H	L	L	H
H	L	H	H
H	H	L	H
H	H	H	L



7411 Triple 3-Input AND Gates

N7411N N74H11N N74S11N N74LS11N N7411F N74H11F N74S11F N74LS11F


_			
Input	Input	Input	Output
A	В	C	Y
L	L	L	L
L	L	Н	L
L	H	L	L
L	H	H	L
H	L	L	L
H	L	H	L
H	H	L	L
H	Н	H	H



7420 Double 4-Input NAND Gates

N7420N N74H20N N74S20N N74LS20N N7420F N74H20F N74S20F N74LS20F

Input A	Input B	Input C	Input D	Output Y
L	L	L	L	Н
L	L	L	H	Н
L	L	H	L	Н
L	L	H	H	H
L	H	L	L	Н
L	H	L	H	H
L	H	H	L	Н
L	H	H	H	H
Н	L	L	L	Н
H	L	L	H	H
Н	L	H	L	Н
H	L	H	H	H
Н	Н	L	L	Н
H	H	L	H	H
Н	Н	Н	L	Н
H	H	H	H	L



Valid Chips Truth Table Pin Diagram


7421 Double 4-Input AND Gates

N7421N N74H21N N74LS21N

N7421F N74H21F

N74LS21F


Input A	Input B	Input C	Input D	Output Y
L	L	L	L	L
L	L	L	Н	L
L	L	H	L	L
L	L	Н	Н	L
L	Н	L	L	L
L	Н	L	Н	L
L	H	H	L	L
L	H	H	H	L
H	L	L	L	L
H	L	L	Н	L
H	L	H	L	L
H	L	H	H	L
H	H	L	L	L
H	Н	L	H	L
Н	Н	H	L	L
Н	Н	H	Н	Н
			•	



7425 Double 4-Input NOR Gates w/Enable

N7425N N7425F


Input	Input	Input	Input	Output
А	В	C	D	Y
L	L	L	L	H
L	L	L	H	L
L	L	H	L	L
L	L	H	H	L
L	H	L	L	L
L	Н	L	H	L
L	H	H	L	L
L	Н	H	H	L
H	L	L	L	L
H	L	L	H	L
H	L	H	L	L
Н	L	H	H	L
H	H	L	L	L
Н	Н	L	H	L
Н	Н	H	L	L
Н	H	H	H	L



7427 Triple 3-Input NOR Gates

N7427N N74LS27N N7427F N74LS27F

Input A	Input B	Input C	Output Y
L	L	L	Н
L	L	H	L
L	H	L	L
L	H	H	L
H	L	L	L
H	L	Н	L
H	H	L	L
H	Н	Н	L




Valid Chips Truth Table Pin Diagram

7430 8-Input NAND Gate

N7430N N74H30N N74LS30N N7430F N74H30F N74LS30F


Input	Input	Input	Input	Input	Input	Input	Input	Output
A	В	C	D	E	F	G	Н	Y
Н	H	H	H	H	H	H	H	L
All Other Cases						H		



7432 Quadruple 2-Input OR Gates

N7432N N74H32N N74S32N N74LS32N N7432F N74H32F N74S32F N74LS32F


Input	Input	Output
A	В	Y
L	L	L
L	H	H
H	L	H
H	H	Н



7473 Dual JK Master-Slave Flip-Flop

N7473N N74H73N N74LS73N N7473F N74H73F N74LS73F

Input J	Input K	Clear	Output Q(t+1)	Output Q'(t+1)
X	X	0	0	1
0	0	1	Q(t)	Q(t)'
0	1	1	0	1
1	0	1	1	0
1	1	1	Q(t)'	Q(t)
Q(t)	Input J	Input K	Output Q(t+1)	Output Q'(t+1)
Q(t) 0	_	-	_	_
	J	K	Q(t+1)	Q'(t+1)
0	J 0	K X	Q(t+1) 0	Q'(t+1)
0	J 0 1	K X X	Q(t+1) 0 1	Q'(t+1) 1 0



Note: In order for this flip-flop to work, clock should start low, transition to high, and then back to low while all inputs remain the same.

7483 4-Bit Full Adder


N7483N N74LS83N N7483F N74LS83F

Carry	Input	Input	Output	Output	
$C_{\mathtt{i}}$	A_i	Bi	$\Sigma_{\mathtt{i}}$	C_{i+1}	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	
i=0 through 3					

A4 - 1	16 - B4
E3 - 2	15 – E4
A3 - 3	14 - C _{out}
в3 – 4	13 - C _{in}
Vcc 5	12 - GND
E2 6	11 - B1
B2 - 7	10 - A1
A2 - 8	9 – E1
•	

Note: C_{in} should be set to


Valid Chips **Truth Table** Pin Diagram low when no carry in is intended and 1 when subtracting. 74107 Dual JK Master-Slave Flip-Flop N74107N N74LS107N N74107F N74LS107F Input Input Clear Output Output Q(t+1)Q'(t+1)14 VCC Х Χ 0 Q(t) Q(t) 13 – 1R 0 0 1 12 - 1CP 0 0 1 1 0 11 - 2K Q(t)' Q(t) 10 - 2R Q(t) Input Input Output Output 9 2CP 2Q′ Q(t+1)Q'(t+1)8 **–** 2J 0 Х 0 0 1 0 Χ 1 0 0 X = Don't Cares In order for this CP flip-flop to work, clock Q′ should start low, R transition to high, and then back to low while all inputs remain the same. 74138 3X8 Decoder N74138N N74LS138N 16 - Vcc N74138F N74LS138F Input Output S0 S1 S2 Y3 Y4 15 - Y0 Y0 Y1 Υ6 14 Y1 0 0 0 0 1 1 S2: 13 **-** Y2 0 0 1 1 0 1 1 1 E1 -0 1 0 1 1 0 1 1 1 1 12 - Y3 E2-1 0 0 1 1 1 1 1 11 - Y4 E3 · 0 10 - Y5 Y7 -1 1 9 Y6 GND -Note: E1 & E2 are active O Ι 3x8 Y0E3 is active low enable. u Decoder Y1 n high enable Y2. p p Y4 u Y5 u t Y6 t E1 E2 E3 Y7 S S



N74148N N74148F

Output			Input							
Y0	Y1	Y2	ΙO	I1	12	13	14	I5	16	I7
0	0	0	0	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1
0	1	0	1	1	0	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	0	1	1
1	1	0	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	0

Note: EI is active low enable. GS and EO are not used in this lab.



I4 1 I5 2

Y1 7

GND 8

I3 1

12

16 - Vcc

15 - E0 14 - GS 13 - I3 12 - I2 11 - I1 10 - I0

9 **Y**0

16 - Vcc


15 **-** I4

74151 8-Input Multiplexer

N74151N N74S151N N74LS151N N74151F N74S151F N74LS151F

S	Select Input							Output				
S0	S1	S2	ΙO	I1	12	I3	14	15	16	17	Y	Υ'
0	0	0	0	X	Х	X	Х	Х	X	X	0	1
0	0	0	1	Х	Х	Х	Х	Х	Х	Х	1	0
0	0	1	Х	0	Х	Х	Х	Х	Х	Х	0	1
0	0	1	Х	1	Х	Х	Х	Х	Х	Х	1	0
0	1	0	Х	Х	0	Х	Х	Х	Х	Х	0	1
0	1	0	Х	Х	1	Х	Х	Х	Х	Х	1	0
0	1	1	Х	Х	Х	0	Х	Х	Х	Х	0	1
0	1	1	Х	Х	Х	1	Х	Х	Х	Х	1	0
1	0	0	Х	Х	Х	Х	0	Х	Х	Х	0	1
1	0	0	Х	Х	Х	Х	1	Х	Х	Х	1	0
1	0	1	Х	Х	Х	Х	Х	0	Х	Х	0	1
1	0	1	Х	Х	Х	Х	Х	1	Х	Х	1	0
1	1	0	Х	Х	Х	Х	Х	Х	0	Х	0	1
1	1	0	Х	Х	Х	Х	Х	Х	1	Х	1	0
1	1	1	Х	Х	Х	X	Х	Х	Х	0	0	1
1	1	1	Х	Х	Х	Х	Х	Х	Х	1	1	0
	X = Don't Cares											


Note: E is active low enable.



74153 Dual 4-Input Multiplexer

N74153N N74S153N N74LS153N N74153F N74S153F N74LS153F

S	elec	ċt		Output				
S0	S1	Ε′	I0	11	12	14	Y	
Х	Х	1	Х	X	Х	X	0	
0	0	0	0	Х	Х	Х	0	
0	0	0	1	Х	Х	Х	1	
0	1	0	Х	0	Х	Х	0	
0	1	0	Х	1	Х	Х	1	
1	0	0	Х	Х	0	Х	0	
1	0	0	Х	Х	1	Х	1	
1	1	0	Х	Х	Х	0	0	
1	1	0	X	X	Х	1	1	



Valid Chips	Truth Table	Pin Diagram
	Note: E is active low enable.	Al0 AE' —Al1 —Al2 —Al3 AY —S0 2x4 Input —S1 Mux —Bl0 BY —Bl1 —Bl2 —Bl3 BE'