
## **Practical 3**

<u>Aim:</u> Write a VHDL Code to implement Half Adder. Also write VHDL code for Full Adder with the instance of implemented Half adder

Code: b: in STD LOGIC; s: out STD LOGIC; c : out STD LOGIC); library IEEE; use IEEE.STD LOGIC 1164.ALL; end component halfadder; component or gate is entity fulladder is Port (a: in STD LOGIC; Port (a: in STD LOGIC; b: in STD LOGIC; b: in STD LOGIC; c: in STD LOGIC; y: out STD LOGIC); s: out STD LOGIC; end component or gate; cout : out STD LOGIC); end fulladder; signal x,c1,c2:std logic; architecture Behavioral of fulladder is begin component halfadder is u1:halfadder port map(a,b,x,c1); Port (a: in STD LOGIC; u2:halfadder port map(x,c,s,c2); u3:or gate port map(c1,c2,cout);

end Behavioral;



## **Test bench Code:**

library IEEE;	u1:fulladder port	a<='0';
use	map(a,b,c,s,cout);	b<='0';
IEEE.STD_LOGIC_1164.ALL;	process	c<='1';
entity Tb_fulladder is	begin	wait for 10ns;
Port ( );	a<='0';	a<='0';
end Tb_fulladder;	b<='0';	b<='0';
	c<='0';	c<='1';
architecture Behavioral of	wait for 10ns;	wait for 10ns;
Tb_fulladder is	a<='0';	a<='0';
component fulladder is	b<='0';	b<='1';
Port ( a : in STD_LOGIC;	c<='0';	c<='1';
b : in STD_LOGIC;	wait for 10ns;	wait for 10ns;
c : in STD_LOGIC;	a<='0';	a<='1';
s : out STD_LOGIC;	b<='1';	b<='1';
cout : out STD_LOGIC);	c<='0';	c<='1';
end component fulladder;	wait for 10ns;	wait;
signal	a<='1';	end process;
a,b,c,s,cout:std_logic;	b<='1';	end Behavioral;
begin	c<='0';	
	wait for 10ns;	

## **SIMULATION WAVEFORM:**

							34.300 ns					
#	Name	Value	0 ns	10 ns	20 ns	30 ns	liii	40 ns	50 ns	60 ns	70 ns	
1	lå a	1										
2	₿ b	1										
3	18 c	0										
4	₩ s	0										
5	18 cout	1										

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	00	3	4	2	b	cout	5.377	3.778	1.599	00	input port clock
4 Path 2	00	3	4	2	b	S	5.351	3.752	1.599	00	input port clock

## **SYNTHESIS SUMMARY:**

Resource	Utilization	Available	<b>Utilization %</b>
LUT	1	17600	0.01
Ю	5	100	5.00

Maximum Combinational Delay: 5.377nSec