EX.NO: 1 DESIGN AND SIMULATION OF HALF AND FULL ADDER/SUBTRACTORS

DATE: 24/01/2022

AIM:

To verify the functionality and timing of your design or portion of your design. To interpret Verilog code into circuit functionality and displays logical results of the described HDL to determine correct circuit operation and to create and verify complex functions in a relatively small amount of time.

TOOLS REQUIRED:

1. Xilinx Vivado Design Suite: WebEdition

PROCEDURE:

- 1. Start by clicking Vivado Design Suite: WebEdition
- 2. Go to File \rightarrow new project \rightarrow Enter project name, select the top level source as HDL & click next.
- 3. Enter **device properties** as

Product Category: General Purpose

Family: Kintex 7 Device: xc7k70t Package:fbg484

Speed: -1

Top Level Source Type: HDL

Synthesis Tool : XST (VHDL/Verilog) Simulator : ISim (VHDL/Verilog) Preferred Language : Verilog

- & Click next.
- 4. Right click the device name (XCS3540) in the source window

to create new source.

5. Select **Verilog module** and enter **file name** in the new source window & click **next**.

Department of Electronics and Communication Engineering School of Engineering and Technology, Bangalore Kengeri Campus




- 6. Write the **Verilog code** in the **Verilog editor window**.
- 7. Write the **testbench** by create **new source simulation source.**
- 8. Run Check syntax through **Process window** → **synthesize** → double click **Behavioral Check Syntax** → and removes error if present, with proper syntax & coding.
- 9. Click on the symbol of FPGA device and then right click → click on **new source**.
- 10. Select the desired parameters for simulating the design. In this case **combinational circuit** and **simulation time** click **finish**.
- 11. Assign all input signal (high or low) using just click on this and save file.
- 12. From the **source process window**. Click **Behavioral simulation** from drop-down menu.
- 13. Double click the **Simulation Behavioral Model**.
- 14. Verify your design in **wave window** by seeing behavior of output signal with respect to input signal.



Full Adder:

b) FULL ADDER:

Logic Circuit



Truth Table

Input			Output	
A	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Expression

 $Sum = A \oplus B \oplus Cin$

Cout = AB + BCin + CinA

PROGRAM

Gate Level

```
1//1960628 Prem Full Adder Gate Level
22 🖒
         module fulladder (
23 □
24
             input a,
             input b,
25 i
             input ci,
26 1
27 !
            output s,
28
            output co
29
             );
30 1
         wire w0, w1, w2;
31 | O | xor xort(w0,a,b);
32 | O |xor xort1(s,w0,ci);
33 | O | and and1(w1,ci,w0);
34 | O | and and2(w2,a,b);
35 ¦
        or ort(co,w1,w2);
36 i
37 🖨
         endmodule
38 1
```

Data Flow

Behavioural

```
22 A //1960628 Prem full adder behav
23 module fa behav(
24
        input a,
25 1
        input b,
26 ¦
        input ci,
27
       output reg s,
28 i
        output reg co
29 !
        );
31 🖯 begin
32  if (a == 1'b0 & b == 1'b0 & ci == 1'b0)
34 \mid s = 1'b0;
35 : co = 1'b0;
36 🖨 end
37 \bigcirc \text{ if } (a == 1'b^0 \& b == 1'b^0 \& \text{ ci} == 1'b^1)
38 🖯 begin
39 i s = 1'b1;
40 \cdot co = 1'b0;
42 \ominus if (a == 1'b0 \& b == 1'b1 \& ci == 1'b0)
43 🖯 begin
44 \mid s = 1'b1;
45 \mid co = 1'b0;
46 🖨 end
47 \bigcirc if (a == 1'b0 \& b == 1'b0 \& ci == 1'b1)
48 🖯 begin
49 \mid s = 1'b_0;
50 \cdot co = 1'b1;
51 🖨 end
52 \bigcirc \text{if (a == 1'b1 \& b == 1'b0 \& ci == 1'b0)}
53 🖯 begin
```

```
54 \mid s = 1'b1;
55 ¦ co = 1'b0;
56 🖨 end
57 \stackrel{!}{\ominus} \text{ if (a == 1'b1 \& b == 1'b0 \& ci == 1'b1)}
58 

□ begin
59 | s = 1'b0;
60 co = 1'b1;
61 \bigcirc end
62 \bigcirc if (a == 1'b1 & b == 1'b1 & ci == 1'b0)
63 🖯 begin
64 s = 1'b0;
65 | co = 1'b1;
66 🖨 end
67  if (a == 1'b1 & b == 1'b1 & ci == 1'b1)
68 🕏 begin
69 | s = 1'b1;
70 \frac{1}{1} co = 1'b1;
71 🖒 end
72 🖨 end
73 \bigcirc endmodule
```

TESTBENCH

```
22 🖨
      1//1960628 Prem Testbench Full adder
23 □
        module tb fa();
24
        wire s,co;
25 i
       reg a,b,ci;
26 1
       |fulladder I1(a,b,ci,s,co);
27 !
28 🖨
       initial
29 🖨
       begin
30 | O |a = 1'b0;
   0 | b = 1'b0;
31 !
32 | O |ci = 1'b0;
33 | 0 | #10
34 | O |a = 1'b0;
35 | O | b = 1'b1;
36 | O | ci = 1'b0;
37 | 0 #10
38 | O |a = 1'b1;
39 | \bigcirc | b = 1'b0;
40 | O | ci = 1'b0;
41 | O |#10
42 | O |a = 1'b1;
43 | O | b = 1'b1;
44 | O |ci = 1'b0;
45 | 0 | #10
46 | \bigcirc | a = 1'b0;
47 :
    0 b = 1'b0;
48 | O |ci = 1'b1;
49 ! 0 !#10
O ci = 1'b1;
52 1
53 ! 0 :#10
54 ¦ O ¦a = 1'b1;
    0 b = 1'b0;
55 i
56 ! O |ci = 1'b1;
57
       #10
```

Behavioural testbench

```
23 🖹 //1960628 Prem Testbench Full adder
24 (module tb fabehav();
25 | wire s,co;
26 | reg a,b,ci;
27 :
28 fa_behav I1(a,b,ci,s,co);
29 🖯 initial
31 \frac{1}{a} = 1'b0;
32 i b = 1'b0;
33 ! ci = 1'b0;
34  #10
35 \mid a = 1'b0;
36 \mid b = 1'b1;
37 ¦ ci = 1'b0;
38 | #10
39 \dot{a} = 1'b1;
40 \cdot b = 1'b_0;
41 \mid ci = 1'b_0;
42 | #10
43 | a = 1'b1;
44 \mid b = 1'b1;
45 \mid ci = 1'b0;
46 | #10
47 i a = 1'b0;
48 \mid b = 1'b0;
49 | ci = 1'b1;
50 | #10
51 \cdot a = 1'b0;
52 \mid b = 1'b1;
53 | ci = 1'b1;
```

```
54 | #10

55 | a = 1'b1;

56 | b = 1'b0;

57 | ci = 1'b1;

58 | #10

59 | a = 1'b1;

60 | b = 1'b1;

61 | ci = 1'b1;


62 | #10

63 | $finish();

64 | end

65 | endmodule
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.

Full Subtractor:

Logic Circuit



Truth Table

	Fulls	ubtracto	or-Truth Table	
Input			Output	
Α	В	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Expression

 $\textbf{Difference} = \textbf{A} \oplus \textbf{B} \oplus \textbf{C}$

Borrow = A'B + BC + A'C

PROGRAM

Gate Level

```
22 🖨
        1//1960628 Prem full subtractor gate level
23 🖨
        module fsqate(
           input a,
25 ¦
           input b,
26 i
           input c,
27 :
           output d,
           output bor
28
29 :
           );
        wire w0,w1,w2,w3,w4;
30 i
31 ( ) xor xort(w0,a,b);
32 | O |xor xort2(d,c,w0);
33 | O |not nort(w1,w0);
34 | O not nort2(w2,a);
35 and and1(w3,w2,b);
36 | O | and and2 (w4,c,w1);
37 | O | or ort(bor, w3, w4);
38 🖨
        endmodule
39 !
```

Data Flow

```
22 🔶 //1960628 Prem full subtractor dataflow
23 module fs dataflow(
24 i
       input a,
       input b,
25 -
26 !
       input c,
        output d,
27
28 i
        output bor
29 ! );
30 | assign d = a^b^c;
31 | assign bor = ((\sim a) \& b) | (b\& c) | ((\sim a) \& c);
32 🗎 endmodule
33 !
```


Behavioural

```
22 🖨 //1960628 Prem Full Subtractor Behavioural
23 🖯 module fsbehav(
24 | input [2:0]a,
25 | output reg [1:0]d
26 ! );
27 🖯 always@ (a,d)
28  begin
29  case (a)
30 | 3'b000: begin d = 2'b00; end
31 | 3'b001: begin d = 2'b11; end
32 3'b010: begin d = 2'b11; end
33 1
       3'b011: begin d = 2'b01; end
34 | 3'b100: begin d = 2'b10; end
35 \frac{1}{3} 3'b101: begin d = 2'b00; end
36 3'b110: begin d = 2'b00; end
37 | 3'b111: begin d = 2'b11; end
38 \(\hhc)\) endcase
39 🖒 end
40 🖨 endmodule
```

TESTBENCH

```
22 🖒 //1960628 Prem full adder testbemch
23 module tb fsbehav();
24 | wire [1:0]d;
25 | reg [2:0]a;
26 !
27 | fsbehav I1(a,d);
28 🖯 initial
29 🖯 begin
30 \mid a = 3'b0000;
31 | #10
32 \mid a = 3'b001;
33 | #10
34 \mid a = 3'b010;
35 ¦ #10
36 i a = 3'b011;
37 ! #10
38 \mid a = 3'b100;
39 ¦ #10
40 \mid a = 3'b101;
41 ! #10
42 \mid a = 3'b110;
43 | #10
44 \mid a = 3'b111;
45 | #10
46 | $finish();
47 🖨 end
48 '
49 endmodule
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.

Half Adder:

b) HALF ADDER:

Logic Circuit



Truth Table

Inp	Input		Output	
Α	В	Sum	Carry	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

Expression

$$\mathbf{Sum} = \mathbf{A} \oplus \mathbf{B}$$

$$Carry = A.B$$

PROGRAM

Gate Level

```
22 🛆 //1960628 Prem half adder gate level
23 🖯 module hagate(
      input a,
24 |
25
       input b,
        output s,
26
27 i
        output c
28 '
        );
29 | xor xort(s,a,b);
30 and and1(c,a,b);
31 🖨 endmodule
32 1
```

Data Flow


```
22 ! //1960628 Prem Half adder dataflow
23 module hadataflow(
24
     input a,
        input b,
25 1
        output s,
26 !
27
        output c
28 i
        );
29 | assign s = a^b;
   assign c = a\&b;
30 !
31
32 🖨 endmodule
33 !
```

Behavioural

TESTBENCH

```
22 A //1960628 Prem Half Adder testbench
23 module tb hsbehav();
24 | wire [1:0]d;
25 | reg [1:0]a;
26 i
27 | hsbehav Il(a,d);
28 <sup>□</sup> initial
29 🖯 begin
30 i a = 2'b00;
31 | #10
32 \mid a = 2'b01;
33 | #10
34 i a = 2'b10;
35 | #10
36 \mid a = 2'b11;
37 | #10
38 | $finish();
39 🖨 end
40 :
41 endmodule
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.

Half Subtractor:

c) HALF SUBTRACTOR:

Logic Circuit



Truth Table

Α	В	D	Bo
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Expression

$$D = A \oplus B$$

$$B = A'.B$$

PROGRAM

Gate Level

```
//1960628 Prem Half Subtracotr Gate level
        module hsgate(
23 🖯
24
             input a,
25 i
       input b,
26 :
           output d,
27 ¦
            output bo
28 ¦
            );
29 wire w0;
30 | O | xor xort(d,a,b);
31 | O | not not1(w0,a);
32 | O | and and1(bo,b,w0);
33 🖨
         endmodule
```

Data Flow

```
22 \(\therefore\) //1960628 Prem Half Subtractor Data flow

23 \(\therefore\) module hsdata(

24 \(\therefore\) input a,

25 \(\therefore\) input b,

26 \(\therefore\) output d,

27 \(\therefore\) output bo

28 \(\therefore\) );

29 \(\therefore\) assign d = a^b;

30 \(\therefore\) assign bo = (\nabla\a)&b;

31 \(\therefore\) endmodule
```


Behavioural

```
22 🖨 //1960628 prem half subtracotr behavioural
23 🖯 module hsbehav(
24 input [1:0]a,
output reg [1:0]d
26 ; );
27 □ always @(d,a)
28 🖯 begin
29 🖨
      case(a)
30 ¦
         2'b00: begin d = 2'b00; end
         2'b01: begin d = 2'b11; end
31 ¦
32 ¦
          2'b10: begin d = 2'b10; end
    2'b11: begin d = 2'b00; end
33 !
34 🖨
     endcase
35 🖒 end
36 endmodule
```

TESTBENCH

```
//1960628 Prem Half Subtracotr testbench
22 🖨
23 👨
        module tb_hsgate();
24 | wire d,b0;
         reg a,b;
25 i
26
27 | hsgate I1(a,b,d,b0);
28  initial
29 begin
30 | O |a = 1'b0;
31 | O |b = 1'b0;
32 | 0 #10
33 | 0 a = 1'b0;
34 | 0 b = 1'b1;
35 | 0 #10
36 | 0 a = 1'b1;
37 0 b = 1 b0;
38 | O |#10
39 | O |a = 1'b1;
40 b = 1'b1;
41 0 #10
42 ¦ ○→\$finish();
43 🖨 lend
44
         .
endmodule
```

OUTPUT



Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.