## EX.NO: 1 DESIGN AND SIMULATION OF 8 bit Full Adder and 4 bit Multiplier

DATE: 24/01/2022

#### AIM:

To verify the functionality and timing of your design or portion of your design. To interpret Verilog code into circuit functionality and displays logical results of the described HDL to determine correct circuit operation and to create and verify complex functions in a relatively small amount of time.

#### **TOOLS REQUIRED:**

1. Xilinx Vivado Design Suite: WebEdition

#### **PROCEDURE:**

- 1. Start by clicking Vivado Design Suite: WebEdition
- 2. Go to File  $\rightarrow$  new project  $\rightarrow$  Enter project name, select the top level source as HDL & click next.
- 3. Enter **device properties** as

Product Category: General Purpose

Family: Kintex 7 Device: xc7k70t Package:fbg484

Speed: -1

Top Level Source Type: HDL

Synthesis Tool : XST (VHDL/Verilog) Simulator : ISim (VHDL/Verilog) Preferred Language : Verilog

& Click next.

4. **Right click** the device name (XCS3540) in the source window

to create new source.

5. Select **Verilog module** and enter **file name** in the new source window & click **next**.


Department of Electronics and Communication Engineering School of Engineering and Technology, Bangalore Kengeri Campus



- 6. Write the **Verilog code** in the **Verilog editor window**.
- 7. Write the **testbench** by create **new source simulation source.**
- 8. Run Check syntax through **Process window** → **synthesize** → double click **Behavioral Check Syntax** → and removes error if present, with proper syntax & coding.
- 9. Click on the symbol of FPGA device and then right click → click on **new source**.
- 10. Select the desired parameters for simulating the design. In this case **combinational circuit** and **simulation time** click **finish**.
- 11. Assign all input signal (high or low) using just click on this and save file.
- 12. From the **source process window**. Click **Behavioral simulation** from drop-down menu.
- 13. Double click the **Simulation Behavioral Model**.
- 14. Verify your design in **wave window** by seeing behavior of output signal with respect to input signal.



# 8 bit Full Adder:



# **Truth table for 2 bit Full adder:**

## **Truth Table**

Input			Output	
A	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## Expression

 $Sum = A \oplus B \oplus Cin$ 

Cout = AB + BCin + CinA


## **PROGRAM**

```
//1960628 Prem 8 Bit Adder Dataflow
23 module bitadder (
24
        input [7:0]a,
25
        input [7:0]b,
        input cin,
27
        output [7:0] sum,
28
        output [7:0]cout
29
        );
30
  ! fa dataflow I1(a[0],b[0],cin,sum[0],cout[0]);
    fa dataflow I2(a[1],b[1],cout[0],sum[1],cout[1]);
31
    fa dataflow I3(a[2],b[2],cout[1],sum[2],cout[2]);
32
    fa dataflow I4(a[3],b[3],cout[2],sum[3],cout[3]);
33
34
    fa dataflow I5(a[4],b[4],cout[3],sum[4],cout[4]);
    fa dataflow I6(a[5],b[5],cout[4],sum[5],cout[5]);
35
36
    fa dataflow I7(a[6],b[6],cout[5],sum[6],cout[6]);
37
    fa dataflow I8(a[7],b[7],cout[6],sum[7],cout[7]);
38
39
40
42 :
```

### **TESTBENCH**

```
22 A //1960628 Prem Testbench 8 Bit Adder
23 \(\bar{\pi}\) module tb bitadder();
24 | wire [7:0] sum;
25 | wire [7:0]cout;
26 i reg [7:0]a;
27 reg [7:0]b;
28 | reg cin;
29 | bitadder I1(a,b,cin,sum,cout);
30 🖯 initial
32 \mid a = 8'b000000000;
33 | b = 8'b00000000;
34 | cin = 1'b0;
35 ¦ #10
36 \mid a = 8'b000000001;
37 | b = 8'b01011010;
38 | cin = 1'b0;
39 ¦ #10
40 \mid a = 8'b000000001;
41 i b = 8'b01011010;
42 : cin = 1'b1;
43 | #10
44 | a = 8'b11011111;
45 | b = 8'b00100111;
46 \mid cin = 1'b0;
47 | #10
48 | $finish();
49 ○ end
50 ← endmodule
```


### **OUTPUT**



### Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.

# 4 bit Multiplier:




## Program:

```
Z1 ;
         //1960628 Prem 4 bit multiplier
 22
 23 🖨
         module four bitmul(
 24
             output [7:0]prod,
 25
             input [3:0] a,b
 26
             );
 27
         wire [7:0] p0,p1,p2,p3;
 28
         wire [7:0] sum1, sum2, sum3;
 29
 30
     O assign p0 = {4{a[0]}}&b[3:0];
 31
      o assign p1 = {4{a[1]}}&b[3:0];
 32
      O assign p2 = {4{a[2]}}&b[3:0];
 33
      O assign p3 = {4{a[3]}}&b[3:0];
 34
 35
      O assign sum1 = p0 + (p1 << 1);
 36
     O assign sum2 = sum1 + (p2<<2);
 37 ¦
      O assign sum3 = sum2 + (p3<<3);
38 ¦
      O assign prod = sum3;
39 ♠
         endmodule
40 !
```

## Test Bench:

```
22 :
        //1960628 Prem 4 bit multiplier testbench
23 🖨
         module tb 4bit bul();
24 !
         wire [7:0] prod;
25 !
        reg [3:0] a,b;
26 i
27 | four_bitmul I1(prod,a,b);
28 👨
        initial
        begin
29 🖯
30 | \bigcirc | a = 4'b1001;
31 | O | b = 4'b1111;
32 | O |#10
33 | O |a = 4'b1111;
34 | O | b = 4'b1111;
35 | 0 #10
36 | O |a = 4'b1010;
37 | O |b = 4'b0101;
38 | 0 | #10
39 | \bigcirc | a = 4'b1001;
40 ¦ O b = 4'b1111;
41 | O | #10
42 | O | a = 4'b0000;
43 | O | b = 4'b1111;
44 | 0 | #10
45 ○→$finish();
         'end
46 🖨
         endmodule!
```



### Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.