



# SCHOOL OF ENGINEERING AND TECHNOLOGY

# **Department of Electronics and Communication**

# **Engineering**

# EC631 - VLSI DESIGN LABORATORY

NAME: PREM KUMAR R

REG. NO: 1960628

YEAR/BRANCH: 3/ECE

**SEMESTER: 6th** 





# CHRIST (DEEMED TO BE UNIVERSITY) SCHOOL OF ENGINEERING AND TECHNOLOGY

Mysore Road, Kanmanike, Bangalore – 560074

# **LABORATORY CERTIFICATE**

This is to certify that <b>Mr./Ms</b> Prem Kumar R has satisfactorily
completed the course of experiments in EC631 - VLSI Design Laboratory prescribed by the
department of Electronics and Communication Engineering, CHRIST (Deemed to be
University) for VI semester Bachelor of Technology Course in the laboratory of this university
during the year $2021 - 2022$ .
Signature of Staff-In charge
Signature of Head of the Department
Name of the Candidate
Register Number
Examination Center
Date of Practical Examination
Signature of the Examiners:
1.
2





#### **SYLLABUS**

#### EC631 - VLSI DESIGN LABORATORY

#### **LIST OF EXPERIMENTS:**

- 1) Design Entry and Simulation of Combinational Logic circuits
  - a) Basic logic gates
  - b) Multiplexer and Demultiplexer
  - c) Encoder and Decoder
  - d) Half adder and Full adder
  - e) Half Subtractor and Full Subtractor
  - f) 8 bit adder
  - g) 4 bit multiplier
- 2) Design Entry and Simulation of Sequential Logic Circuits
  - a) Flip-Flops
  - b) Counters
  - c) Registers
- 3) Synthesis, P&R and Post P&R simulation for all the blocks/codes developed in Expt. No. 1 and No. 2.
- 4) Design Entry and Simulation of traffic signal controller using Xilinx ISE Design suite and implementing the same on Spartan FPGA.
- 5) Schematic and Layout of a simple CMOS inverter, parasitic extraction and simulation.
- 6) Design and simulation of pipelined serial and parallel adder to add/ subtract 8 number of size, 12 bits each in 2's complement.
- 7) Design and Implement a 4 digit seven segment display.



# **CONTENTS**

S.NO.	DATE	NAME OF THE EXPERIMENT	MARKS OBTAINED	SIGNATURE OF STAFF
1.		Design Entry and Simulation of Combinational Logic circuits		
1. a)	12/01/20 22	Basic logic gates		
1. b)	12/01/20 22	Multiplexer and De-multiplexer		
1. c)		Encoder and Decoder		
1. d)		Half adder and Full adder		
1. e)		Half subtractor and Full subtractor		
1. f)		8-bit adder		
1. g)		4-bit multiplier		
2.		Design Entry and Simulation of Sequential Logic Circuits		
2. a)		Flip-Flops		
2. b)		Counters		
2. c)		Registers		
3.		Synthesis, P&R and Post P&R simulation for all the blocks/codes developed in Expt. No. 1 and No. 2.		
4.		Design Entry and Simulation of traffic signal controllers using Xilinx Vivado		
5.		Layout of a simple CMOS inverter and simulation.		
6.		Design and Implement a Binary to Seven Segment Display		



#### EX.NO: 1 DESIGN ENTRY AND SIMULATION OF COMBINATIONAL LOGIC CIRCUITS

**DATE: 12/01/2022** 

## AIM:

To verify the functionality and timing of your design or portion of your design. To interpret Verilog code into circuit functionality and displays logical results of the described HDL to determine correct circuit operation and to create and verify complex functions in a relatively small amount of time.

#### **TOOLS REQUIRED:**

1. Xilinx Vivado Design Suite: WebEdition

## **PROCEDURE:**

- 1. Start by clicking Vivado Design Suite: WebEdition
- 2. Go to File → new project → Enter project name, select the top level source as HDL & click next.
- 3. Enter **device properties** as

Product Category: General Purpose

Family: Kintex 7 Device: xc7k70t Package:fbg484

Speed: -1

Top Level Source Type: HDL

Synthesis Tool : XST (VHDL/Verilog) Simulator : ISim (VHDL/Verilog) Preferred Language : Verilog

#### & Click next.

4. **Right click** the device name (XCS3540) in the source window to create **new** 

source.

5. Select Verilog module and enter file name in the new source window & click next.



- 6. Write the Verilog code in the Verilog editor window.
- 7. Write the **testbench** by create **new source simulation source.**
- 8. Run Check syntax through **Process window** → **synthesize** → double click **Behavioral Check Syntax** → and removes error if present, with proper syntax & coding.
- 9. Click on the symbol of FPGA device and then right click → click on **new source**.
- 10. Select the desired parameters for simulating the design. In this case **combinational circuit** and **simulation time** click **finish**.
- 11. Assign all input signal (high or low) using just click on this and save file.
- 12. From the **source process window**. Click **Behavioral simulation** from drop-down menu.
- 13. Double click the **Simulation Behavioral Model**.
- 14. Verify your design in **wave window** by seeing behavior of output signal with respect to input signal.



# **BASIC LOGIC GATES:**

Logic function	Logic symbol	Truth table	Boolean expression
Buffer	A — Y	A Y 0 0 1 1	Y = A
Inverter (NOT gate)	A — V	A Y 0 1 1 0	Y = Ā
2-input AND gate	^	A B Y 0 0 0 0 1 0 1 0 0 1 1 1	Y = A•B
2-input NAND gate	А́	A B Y 0 0 1 0 1 1 1 0 1 1 1 0	Y = Ā◆B
2-input OR gate	^	A B Y 0 0 0 0 1 1 1 0 1 1 1 1	Y = A + B
2-input NOR gate	^ ¬ → ~	A B Y 0 0 1 0 1 0 1 0 0 1 1 0	Y = A + B
2-input EX-OR gate	Â	A B Y 0 0 0 0 1 1 1 0 1 1 1 0	Y = A⊕B
2-input EX-NOR gate	^ → → ×	A B Y 0 0 1 0 1 0 1 0 0 1 1 1	Y = <del>A⊕B</del>



## **PROGRAM:**

## a) BASIC LOGIC GATES:

## 1) GATE LEVEL MODELING:

```
22 🖒 //1960628 prem
23 | module basic_gates(
24 input i1,
25 i
       input i2,
        output not_out,
output and_out,
26
27 i
       output or_out,
      output xor_out,
output nor_out,
output nand_out,
29
30
31
       output xnor_out,
32 ¦
       output buf_out
33
34
35 ¦
36 not no(not_out,i1);
37 | and an(and_out,i1,i2);
38 | or ort(or_out,i1,i2);
39 | xor xort(xor out, i1, i2);
40 nor nort(nor_out,i1,i2);
41
    nand nandt (nand out, i1, i2);
42 | xnor (xnort, i1, i2);
43 buf buffet(buf_out,i1);
44 | endmodule
```

#### 2) DATAFLOW LEVEL MODELING:

```
17 🖯 //DATAFLOW
18 △ //1960628 PREM
19 	☐ module basic gates(
50
    input i1,
       input i2,
51 ·
      output not_out,
output and_out,
output or_out,
output xor_out,
output nor_out,
52
53
55 !
66
57
        output nand out,
58 i
         output xnor_out,
59 !
         output buf out
50
         );
51
32 assign not_out =~i1;
i3 | assign and_out =i1&i2;
54 | assign or out=i1|i2;
i5 assign xor out=i1^i2;
56 | assign nor_out=~(i1|i2);
i7 | assign nand out= ~(i1&i2);
i8 | assign xnor_out=~(i1^i2);
i9 i assign buf out = i1;
10 endmodule
```



# **BEHAVIORAL LEVEL MODELING:**

```
72 //BEHAVIORAL
73 ! //1960628 PREM
74 | module basic_gates(
75 input i1,
76 !
         input i2,
       output not_out,
output and_out,
output or_out,
output xor_out,
output nor_out,
output nand_out,
output xnor_out,
output xnor_out,
77 !
78
79 i
80 !
81 ¦
82 i
83 i
84 !
85
86 | reg not_out, and_out, or_out, xor_out, nor_out, nand_out, xnor_out, buf_out;
87 | always @(i1,i2);
88 | begin
89 | if(i1==0&&i2==0)
90 i begin
91 | not_out =1;
92 | and_out =0;
93 | or_out=0;
94 | xor_out=0;
95 nor_out=1;
```




```
| ↑ | ∦ | ¾ | ■ | ■ | X | // | ■ | ∨
     end
99
      if(i1==0&&i2==1)
100
101
     begin
102
      not out =1;
      and out =0;
103
104
      or_out=0;
      xor out=0;
105
      nor out=1;
106
      nand out=1;
107
108
      xnor out=1;
      buf out =0;
109
110
      end
      if(i1==1&&i2==1)
111 !
112
     begin
113 i
      not out =0;
      and out =0;
114
      or out=1;
115 !
116
      xor out=0;
      nor out=0;
117
      nand out=0;
118
119
      xnor out=1;
120
      buf out =1;
121 i
      end
      endmodule
122 !
      <
```



# **TEST BENCH:**

```
21 |
22 //1960628 PREM
23 🖯 module tb_basic_gates();
24 wire not_out, and_out, or_out, xor_out, nor_out, nand_out, xnor_out, buf_out;
25 reg i1,i2;
26
27 | basic_gates I1( not_out,and_out,or_out,xor_out,nor_out,nand_out,xnor_out, buf_out,i1,i2);
28 🖢 initial
29 🖯 begin
30 \mid i1 = 1'b0;
31 i i2 = 1'b0;
32 #10
33 | i1 = 1'b0;
34 \mid i2 = 1'b1;
35 | #10
36 i1 = 1'b1;
37 \mid i2 = 1'b0;
38 | #10
39 i1 = 1'b1;
40 | i2 = 1'b1;
41 | #10
42 | $finish;
43 end
44 🖨 endmodule
```

## **SIMULATION OUTPUT:**






Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.




# D) Multiplexer and Demultiplexer:

# **MULTIPLEXER (2x1):**

# **Logic Symbol**



# **Logic Circuit**





## **Truth Table**

Select	Inputs		Output
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	1

#### **PROGRAM**

## 1) GATE LEVEL MODELING:

```
// Revision:
17
        // Revision 0.01 - File Created
18
        // Additional Comments:
19
20
21
       //1960628 PREM
22 🖨
23 ⊖
       module mux_demux(d0,d1,s,y);
24
25
       input d0, d1,s;
26
       output y;
27
       wire w0,w1,w3;
28
   O not not_0(w0,s);
29
30 and and 1(w2,w0,d0);
31 o and and_2(w3,d1,s);
32 | Or out(y,w2,w3);
33
34 🖨
        endmodule
```



# 2) DATAFLOW LEVEL MODELING:

```
22 🖯
         1//1960628 PREM
23 ¦
         // DATAFLOW MODELLING
         module mux demux(d0,d1,s,y);
        input d0,d1,s;
26
         output y;
         wire w0,w1,w3;
27
     | assign not_0 = ~(s);
29
     O assign and_0 = not_0&d0;
     assign and 1 = d1&s;
30
31
     O assign y = and 0 + and 1;
32 🖨
         endmodule
33
```

## 3) BEHAVIORAL LEVEL MODELING:

```
21
22
         //1960628 PREM
         '// BEHAVIORAL, DATAFLOW, MODELLING
24 ⊖
         module mux_demux(d0,d1,s,y);
         input d0,d1,s;
25
26 i
         output y;
27 🖯
         :/*data flow commented out
28
         wire w0,w1,w3;
29
         lassign not 0 = \sim (s);
30 i
         assign and 0 = not 0&d0;
31 !
         !assign and 1 = d1&s;
32 \bigcirc \bigcirc \assign y = and 0 + and 1;*/
         assign y = (s==1)?d1:d0;
33 ¦
34 🖨
         endmodule
35 1
```




## **TESTBENCH**

```
//1960628 PREM
22
33 ⊜
         module tb_mux();
24
         wire y;
25
         reg d0,d1,s;
         mux_demux I1(d0,d1,s,y);
26
         initial
28 ⊖
        begin
29 |
        d0 = 1'b0;
         d1 = 1'b0;
30
    s = 1'b0;
O #10
31
    O d0 = 1'b0;
     O d1 = 1'b1;
     O s = 1'b0;
     #10
O d0 = 1'b1;
O d1 = 1'b0;
38 ¦
        s = 1'b0;
    #10
39
10
        d0 = 1'b1;
11
     O d1 = 1'b1;
12
    O s = 1'b0;
O #10
O d0 = 1'b0;
13
14
15
        d1 = 1'b0;
16
     O s = 1'b1;
17
     #10
| d0 = 1'b0;
18
19
     O d1 = 1'b1;
50 |
      s = 1'b1;
       O #10
O d0 = 1'b1;
 53
      | d0 = 1'b1;
| d1 = 1'b0;
| s = 1'b1;
| #10
| d0 = 1'b1;
 54
 55
 56
 57
       0 d1 = 1'b1;
 58
      0 |s = 1'b1;
0 |#10
 59
 60
       ○→$finish;
 61
 62 🖒
           end
 63 🖒
           endmodule
 64
```


# **SIMULATION OUTPUT**






# **DE-MULTIPLEXER (1x2):**

# **Logic Symbol**



# **Logic Circuit**





Select	Input	Outputs	
S	D	Y <sub>2</sub>	<b>Y</b> <sub>1</sub>
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

#### **PROGRAM**

## 1) GATE LEVEL MODELING:

```
//1960628 PREM

//GATE LEVEL MODELLING

module demux_comb(y0,y1,d,s);
input s;
input d;
output y0;
output y1;
wire w0;

not not_0(w0,s);

and and_1(y0,w0,d);
and and_2(y1,d,s);
endmodule
```



## 2) DATAFLOW LEVEL MODELING:


```
.
//DATA FLOW MODELLING
   //1960628 PREM
   module demux_comb(y0,y1,d,s);
   input s;
   input d;
   output y0;
   output y1;
   //DATAFLOW
O assign not 0 = ~s;
| assign y0 = not 0&d;
O assign y1 = s&d;
   '//GATE LEVEL
   !//wire w0;
   //not not 0(w0,s);
   //and and 1 (y0, w0, d);
   //and and 2(y1,d,s);
```

#### **TESTBENCH**

```
1//1960628 PREM
      !//TEST BENCH FOR DEMUX 1X2
É
9
      module tb demux();
      wire y0, y1;
      reg d,s;
      demux comb I1(y0,y1,d,s);
Э
      initial
9
     begin
  0 d = 1'b0;
  \bigcirc 's = 1'b0;
  O ¦#10
  0 d = 1'b1;
  \circ 's = 1'b0;
  O ¦#10
  0 d = 1'b1;
  0 \text{ is = 1'b1;}
  O ;#10
  0 d = 1'b0;
  \circ 's = 1'b1;
  O !#10
  ♦ $finish;
      end
É
É
      .
endmodule
```



#### **SIMULATION OUTPUT**



**RESULT**: A Mux and Demux were modelled in the Xilinx Vivado simulator and their output was verified.

