EX.NO: 1 DESIGN ENTRY AND SIMULATION OF COMBINATIONAL LOGIC CIRCUITS

DATE: 24/01/2022

AIM:

To verify the functionality and timing of your design or portion of your design. To interpret Verilog code into circuit functionality and displays logical results of the described HDL to determine correct circuit operation and to create and verify complex functions in a relatively small amount of time.

TOOLS REQUIRED:

1. Xilinx Vivado Design Suite: WebEdition

PROCEDURE:

- 1. Start by clicking Vivado Design Suite: WebEdition
- 2. Go to File \rightarrow new project \rightarrow Enter project name, select the top level source as HDL & click next.
- 3. Enter **device properties** as

Product Category: General Purpose

Family: Kintex 7 Device: xc7k70t Package:fbg484

Speed: -1

Top Level Source Type: HDL

Synthesis Tool : XST (VHDL/Verilog) Simulator : ISim (VHDL/Verilog) Preferred Language : Verilog

& Click next.

4. **Right click** the device name (XCS3540) in the source window

to create new source.

5. Select **Verilog module** and enter **file name** in the new source window & click **next**.

Department of Electronics and Communication Engineering School of Engineering and Technology, Bangalore Kengeri Campus




- 6. Write the **Verilog code** in the **Verilog editor window**.
- 7. Write the **testbench** by create **new source simulation source.**
- 8. Run Check syntax through **Process window** → **synthesize** → double click **Behavioral Check Syntax** → and removes error if present, with proper syntax & coding.
- 9. Click on the symbol of FPGA device and then right click → click on **new source**.
- 10. Select the desired parameters for simulating the design. In this case **combinational circuit** and **simulation time** click **finish**.
- 11. Assign all input signal (high or low) using just click on this and save file.
- 12. From the **source process window**. Click **Behavioral simulation** from drop-down menu.
- 13. Double click the **Simulation Behavioral Model**.
- 14. Verify your design in **wave window** by seeing behavior of output signal with respect to input signal.




4x1 Mux:

MULTIPLEXER (4x1):

Logic Symbol



Logic Circuit



Truth Table

Si	So	Y
0	0	l _o
0	1	11
1	0	Iz
1	1	l ₃

Expression

Output =
$$I_0 S_1' S_0' + I_1 S_1' S_0 + I_2 S_1 S_0' + I_3 S_1 S_0$$

PROGRAM

Gate Level

```
//1960628 PREM
23 / //4x1 Mux gate level
24 | module mux 4x1(
25 i
         input s0,
26 !
          input s1,
27
          input i0,
28 i
          input i1,
29
          input i2,
30 !
          input i3,
31
          output y
32 i
          );
33 | wire w0,w1,w2,w3,w4,w5;
34 | not no1(w0,s0);
35 | not no2(w1,s1);
36 and and1(w2,i0,w0,w1);
37 | and and2(w3,i1,w0,s1);
38 \frac{1}{3} and and 3(w4, i2, w1, s0);
39 i and and4(w5,i3,s1,s0);
40 | or or1(y,w2,w3,w4,w5);
41 ! endmodule
Data Flow
44 | //1960628 PREM
45 : //4x1 Mux Data Flow
46 | module mux 4x1(
47 !
       input s0,
48
        input s1,
49
        input i0,
    input i1,
50 '
51
         input i2,
52 i
        input i3,
53
        output y
54 !
         );
55 | assign not_0 = \sims0;
56 assign not_1 = \sims1;
57 assign and1 = not 1&not 0&i0;
58 | assign and2 = s1&not 0&i1;
```

59 | assign and3 = not_1&s0&i2;
60 | assign and4 = s1&s0&i3;

62

63 | endmodule

61 | assign y = and1|and2|and3|and4;

Behavioural

```
65 : //1960628 Prem
66 △ //4x1 mux Behavioural
67   module mux 4x1(
68 input s0,
69 :
       input s1,
70 | input i0,
71 input i1,
      input i2,
72 !
73 ¦
       input i3,
74 ¦
     output reg y
75 i
        );
76 \bigcirc always @(s0 or s1 or i0 or i1 or i2 or i3)
77 


□ begin
78 🖨
                case({s1,s0})
79 i
                2'b00: y = i0;
80 ¦
                2'b01: y = i1;
81 :
                2'b10: y = i2;
                2'b11: y = i3;
82 :
               default: y = 0;
83 !
84 🖨
               endcase
85 🖨
      end
86 i
87 🖨 endmodule
```

TESTBENCH

```
22 | //1960628 PREM
23 \(\Delta\) //4x1 Mux Testbench
24 \bigcirc module tb_4x1_mux();
25 ! wire y;
    reg s0,s1,i0,i1,i2,i3;
26
27
28 ! mux 4x1 I1(s0,s1,i0,i1,i2,i3,y);
29 🖯 initial
30 🖯 begin
31 \cdot s0 = 1'b0;
32 \mid s1 = 1'b0;
33 \frac{1}{1} i0 = 1'b1;
34 i i1 = 1'b0;
35 \mid i2 = 1'b0;
36 ¦ i3 = 1'b0;
37 ¦ #10
38 i s0 = 1'b0;
39 | s1 = 1'b1;
40 \mid i0 = 1'b0;
41 i i1 = 1'b1;
42 i i2 = 1'b0;
43 : i3 = 1'b0;
44 : #10
```

```
45 \mid s0 = 1'b1;
46 : s1 = 1'b0;
     i0 = 1'b0;
47 '
     i1 = 1'b0;
48 !
49 \mid i2 = 1'b1;
     i3 = 1'b0;
50 i
51 !
     #10
     s0 = 1'b0;
52 ¦
53 \frac{1}{1} s1 = 1'b1;
54 i
     i0 = 1'b0;
     i1 = 1'b0;
55 !
     i2 = 1'b01;
56
     i3 = 1'b_0;
57 i
58 '
     #10
59 \mid s0 = 1'b1;
    s1 = 1'b1;
60
     i0 = 1'b0;
61
     i1 = 1'b0;
62 !
63 ¦
    i2 = 1'b_0;
64
     i3 = 1'b1;
65 | #10
66 ! $finish();
67 ∩ end
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.


1x4 Demux:

DEMULTIPLEXER (1x4):

Logic Symbol



Logic Circuit



Truth Table

Data Input	Select	Inputs	Outputs					
D	S ₁	S ₀	Y ₃	Y ₂	Y ₁	Yo		
D	0	0	0	0	0	D		
D	0	1	0	0	D	0		
D	1	0	0	D	0	0		
D	1	1	D	0	0	0		

Expression

Y0 = S1' S0' D

Y1 = S1' S0 D

Y2 = S1 S0' D

Y3 = S1 S0 D

PROGRAM

Gate Level

```
22 | //1960628 Prem
23 //Demux 1x4 GATE LEVEL
24 | module demux(
25 ¦
        input din,
      input s0,
26
27
       input s1,
28
        output y0,
29 i
        output y1,
30
        output y2,
31 !
        output y3
32
        );
33 | wire w0,w1;
34 | not no1(w0,s0);
35 | not no2(w1,s1);
36 | and out(y0,w1,w0,din);
37 i and out1(y1,w1,s0,din);
38 | and out2(y2,s1,w0,din);
39
   and out3(y3,s1,s0,din);
40
41 | endmodule
42 i
```

Data Flow

```
45 | //1960628 Prem
46 //Demux 1x4 Data Flow
47 | module demux(
48 !
        input din,
49
         input s0,
50
         input s1,
51
         output y0,
    output y1,
52
53 ¦
         output y2,
54
         output y3
55 !
         );
56 | wire w0,w1;
57 \mid assign w0 = \sim s0;
58 | assign w1 = ~s1;
59 | assign y0 = w1&w0&din;
60 | assign y1 = w1&s0&din;
61 i assign y2 = s1&w0&din;
62 | assign y3 = s1&s0&din;
63 ! endmodule
```


Behavioural

```
65 ! //1960628 Prem
66 ♠ //Demux 1x4 Behavioural
67 🖯 module demux(
68 i
        input din,
69 !
        input s0,
70
        input s1,
71 i
        output reg y0,
72 !
        output reg y1,
73 ¦
       output reg y2,
74
        output reg y3
75 i
        );
76 \bigcirc always @(din or s0 or s1)
77 🖯
         begin
78 🖯
             case({s1,s0})
79 1
                  2'b00: begin y0 = din; y1 = 0; y2 = 0; y3 = 0; end
80 !
                  2'b01: begin y0 = 0; y1 = din; y2 = 0; y3 = 0; end
                  2'b10: begin y0 = 0; y1 = 0; y2 = din; y3 = 0; end
81
82 i
                  2'b11: begin y0 = 0; y1 = 0; y2 = 0; y3 = din; end
83 '
                 default: begin y0 = 0; y1 = 0; y2 = 0; y3 = 0; end
84 🖨
            endcase
85 🖨
        end
86 i
87 \bigcirc endmodule
```

TESTBENCH

```
21 //1960628 Prem
22 ! // Demux 1x4 testbench
23 module tb demux();
24 wire y0, y1, y2, y3;
25 | reg s0,s1,din;
26 | demux I1(din,s0,s1,y0,y1,y2,y3);
27 🖯 initial
28 🖨 begin
29 | din = 1'b1;
30 \mid s0 = 1'b0;
31 i s1 = 1'b0;
32 | #10
33 | din = 1'b1;
34 \mid s0 = 1'b1;
35 \mid s1 = 1'b0;
37 \mid din = 1'b1;
38 \mid s0 = 1'b0;
39 : s1 = 1'b1;
40 ! #10
41 | din = 1'b1;
42 \mid s0 = 1'b1;
43 \cdot s1 = 1'b1;
44 | #10
45 | $finish();
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.


8x3 Encoder:

Encoder:

Logic Symbol



Logic Circuit



Truth Table

Inputs								Outputs			
Ι 0	I_{1}	I 2	I 3	I 4	I 5	I 6	I 7	y ₂	y,	y ₀	
1	0	0	0	0	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	0	0	1	0	0	0	0	0	1	1	
0	0	0	0	1	0	0	0	1	0	0	
0	0	0	0	0	1	0	0	1	0	1	
0	0	0	0	0	0	1	0	1	1	0	
0	0	0	0	0	0	0	1	1	1	1	

Expression

y0 = 11 + 13 + 15 + 17

y1 = 12 + 13 + 16 + 17

y2 = 14 + 15 + 16 + 17

PROGRAM

Gate Level

```
22 | //1960628 Prem
23 : //encoder 8x3 Gate level
24 ' module encoder (
25 !
         input d0,
26
         input d1,
27
         input d2,
28
         input d3,
29
         input d4,
         input d5,
30
31
         input d6,
32
         input d7,
33
        output y0,
34
         output y1,
35
         output y2
36
         );
37 | or out1(y0,d7,d5,d3,d1);
38 i or out3(y2,d7,d6,d5,d4);
39 | or out2(y1,d7,d6,d2,d3);
40 ! endmodule
```

Data Flow

```
43 : //1960628 Prem
44
    //encoder 8x3 Data Flow
     module encoder (
45 i
46 !
        input d0,
47
         input d1,
48
         input d2,
49
         input d3,
50
         input d4,
51
         input d5,
52
         input d6,
53
        input d7,
54
         output y0,
55
         output y1,
56
         output y2
57
         );
58 | assign y0 = d7+d5+d3+d1;
59 i
    assign y1 = d7+d6+d2+d3;
60 | assign y2 = d7+d6+d5+d4;
61 | endmodule
```


Behavioural

```
64 //1960628 Prem
65 △ //encoder 8x3 Behavioural
66 module encoder (
67 output reg [2:0]y,
68 | input [7:0]d
69 ¦
       );
70 🖨 always @(d,y)
71 begin
72 <del>-</del>
         case (d)
73 ¦
           8'b10000000:begin y=3'b000; end
           8'b01000000:begin y=3'b001; end
74 i
           8'b00100000:begin y=3'b010; end
75 -
          8'b00010000:begin y=3'b011; end
76 !
77
           8'b00001000:begin y=3'b100; end
           8'b00000100:begin y=3'b101; end
78 i
           8'b00000010:begin y=3'b110; end
79 !
        8'b00000001:begin y=3'b111; end
80 !
81 🖨
        endcase
      end
83 endmodule
```

TESTBENCH

```
22 : //1960628 Prem
23 @ //encoder 8x3 Testbench
24 module tb encoder();
25 | wire [2:0]y;
26 reg [7:0]d;
27 !
28 | encoder I1(y,d);
29 🖯 initial
30 ⊖ begin
31 \mid d = 8'b10000000;
32 | #10
33 \cdot d = 8'b01000000;
34 ! #10
35 \mid d = 8'b00100000;
36 | #10
37 | d = 8'b00010000;
38 ¦ #10
39 \mid d = 8'b00001000;
40 | #10
41 | d = 8'b00000100;
42 | #10
43 d = 8'b00000010;
44 | #10
45 \mid d = 8'b00000001;
46 : #10
47 | $finish();
48 🖨 end
49 🖨 endmodule
```

OUTPUT




Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.


3x8 Decoder:

Decoder:

Logical Symbol



Logic Circuit



Truth Table

A ₂	A ₁	A ₀	D ₇	D ₆	D_5	D_4	D_3	D_2	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Expression: D0 = A2' A1' A0'

D1 = A2' A1' A0

D2 = A2' A1 A0'

D3 = A2' A1 A0

D4 = A2 A1' A0'

D5 = A2 A1' A0

D6 = A2 A1 A0'

D7 = A2 A1 A0

PROGRAM

Gate Level

```
//1960628 Prem
21
    //Demux 3x8 Gate level
22
    module decoder 3x8(
23
         input s0,
24
25
         input s1,
         input s2,
26
         output d0,
27
28
         output d1,
         output d2,
29
30
         output d3,
31
         output d4,
32
         output d5,
33
         output d6,
34
         output d7
35
         );
36
    wire w0, w1, w2;
37
    not no1(w0, s0);
38
    not no2(w1,s1);
39
    not no3(w2,s2);
40
41
    and and (d0, w2, w1, w0);
42
    and and (d1, w2, w1, s0);
43
     and and 2(d2, w2, s1, w0);
    and and3(d3, w2, s1, s0);
44
45
    and and4(d4,s2,w1,w0);
    and and 5(d5, s2, w1, s0);
46
    and and6(d6,s2,s1,w0);
47
     and and7(d7,s2,s1,s0);
48
49
    endmodule
```

Data Flow

```
52
    //1960628 Prem
     //3x8 decoder Dataflow
53
    module decoder 3x8(
54
55
         input s0,
56
         input s1,
57
         input s2,
         output d0,
58
59
         output d1,
         output d2,
60
61
         output d3,
         output d4,
62
         output d5,
63
         output d6,
64
         output d7
65
66
         );
67
   assign w0 = \sim s0;
68
   assign w1 = \sim s1;
69
    assign w2 = \sim s2;
70 !
    assign d0 = w2&w1&w0;
71
   assign d1 = w2&w1&s0;
72
   assign d2 = w2&s1&w0;
73
   assign d3 = w2&s1&s0;
74
   assign d4 = s2&w1&w0;
75
76 i assign d5 = s2&w1&s0;
   assign d6 = s2&s1&w0;
77
    assign d7 = s2&s1&s0;
78
    endmodule
79
```


Behavioural

```
83 : //1960628 Prem
 84 @ //3x8 Decoder Behavioural Modelling
 85 🖯 module decoder 3x8(
 86 i
      input s0,
 87 !
         input s1,
 88 !
         input s2,
 89
          output reg d0,
 90
         output reg d1,
 91 !
        output reg d2,
 92 !
         output reg d3,
 93
         output reg d4,
 94
         output reg d5,
 95 !
         output reg d6,
 96
         output reg d7
 97 i
         );
 98 \ominus always @(s0,s1,s2)
 99 🖯
        begin
100 🖯
             case ({s2,s1,s0})
101 :
             3'b000: begin d0=0;d1=0;d2=0;d3=0;d4=0;d5=0;d6=0;d7=0;end
102 !
            3'b001: begin d0=0;d1=1;d2=0;d3=0;d4=0;d5=0;d6=0;d7=0;end
103 ¦
            3'b010: begin d0=0;d1=0;d2=1;d3=0;d4=0;d5=0;d6=0;d7=0;end
104
             3'b011: begin d0=0;d1=0;d2=0;d3=1;d4=0;d5=0;d6=0;d7=0;end
             3'b100: begin d0=0;d1=0;d2=0;d3=0;d4=1;d5=0;d6=0;d7=0;end
105
106 !
             3'b101: begin d0=0;d1=0;d2=0;d3=0;d4=0;d5=1;d6=0;d7=0;end
             3'b110: begin d0=0;d1=0;d2=0;d3=0;d4=0;d5=0;d6=1;d7=0;end
107 :
108
             3'b111: begin d0=0;d1=0;d2=0;d3=0;d4=0;d5=0;d6=0;d7=1;end
             default: begin d0=0;d1=0;d2=0;d3=0;d4=0;d5=0;d6=0;d7=0;end
109 '
110 🖨
             endcase
111 🖒
         end
112
113 \ominus endmodule
```

TESTBENCH

```
22 : //1960628 Prem
23 \(\heta\) //3x8 decoder testbench
24 	☐ module tb_decoder();
25 wire d0,d1,d2,d3,d4,d5,d6,d7;
26 : reg s0,s1,s2;
27
28 decoder 3x8 I1(s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,d7);
29 🖯 initial
31 | s0 = 1'b0;
32 i s1 = 1'b0;
33 | s2 = 1'b0;
34 ! #10
35 \mid s0 = 1'b1;
36 : s1 = 1'b0;
37 \cdot s2 = 1'b0;
38 | #10
39 \mid s0 = 1'b0;
40 \mid s1 = 1'b1;
41 \mid s2 = 1'b0;
42 | #10
43 | s0 = 1'b1;
44 : s1 = 1'b1;
45 \mid s2 = 1'b0;
46 | #10
47 \mid s0 = 1'b0;
48 \mid s1 = 1'b0;
49 \mid s2 = 1'b1;
50 | #10
51 : s0 = 1'b1;
52 \cdot s1 = 1'b0;
53 \mid s2 = 1'b1;
54 | #10
55 : s0 = 1'b0;
56 \cdot s1 = 1'b1;
57 \mid s2 = 1'b1;
```

OUTPUT



Result:

Thus the Verilog code was scripted, simulated and waveforms were verified using Xilinx Vivado Webpack.