DATE BY	11/19/2012 GC	013 GC	013 GC	5/21/2013 GC	6/12/2013 GC	7/25/2013 GC	12/13/2013 GC	1/20/2014 GC	
Description D.	Initial production Release.	On the initial production release the processors were to be found incorrect as supplied by TI. Parts while marked AM3359 were actually AM3352. This revision uses the correct parts.	 Deleted R29-R44 from the LCD lines. Added 47pf capacitors C156-C173 to LCD data lines to ground. Changed schematic revision to A5A. Changed a few footprints after PCB update for above changes. Added access point for the battery function of the TPS65217C. Added Ferrite beads in series with LED power rail of the USB host connector. Required to pass FCC/CE testing due to noise emissions on that pin. Added power button to enable sleep, wakeup, power down and power up features on the system. Added Modification add 100K ohm resistor to ground to privent crosstalk when serial cable is not plugged in. 	Added 100K pulldown on J1 pin 4 to prevent crosstalk when serial cable is not connected into PCB layout. Changed the LED resistors to 4.75K to lower the brightness.	Changed R46, R47, R48 to 0 ohms. Changed R45 to 22 Ohms. Change was made due to production failures on some boards due to differences in impedances. 6/12.	Moved the enable for the VDD_3V3B regulator to VDD_3V3A rail. Change was made to reduce the delay between the ramp up of the 3.3V rails. Added a AND gate to the SYS_RESETn circuitry. There is a small chance that on power up the nRESETOUT signal on the processor may go high, causing the SYS_RESETn signal to go Hib before it should. This change reenforces the reset with the PORZn reset signal. Added optional zero ohm resistor to tie GND_OSC0 to system ground.	Added optional zero ohm resistor to tie GND_OSC1 to system ground. Changed C106 to a 1uF capacitor. Changed C24 to a 2.2uF capacitor. Made R8 installed and R9 not installed.	1,Changed the processor to the AM3358BZCZ100.	
REV	A4A	A5	A5A	A5B	A5C	A6	A6A	В	

a reference design. Only "community" support is allowed via resources at BeagleBoard.org/discuss.

THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILLITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

PAGE NO.	SCHEMATIC PAGE
_	COVER PAGE
2	POWER MANAGEMENT
3	PROCESSOR 1 OF 3, JTAG HEADER
4	PROCESSOR 2 OF 3, UAB PORTS
5	PROCESSOR 3 OF 3
9	LED, CONFIGURATION AND BUTTON
7	DDR3 MEMORY
8	eMMC FLASH
6	10/100 ETHERNET
10	HDMI FRAMER
11	EXP CONN, uSD

NOTE: PCB Revision for this board is Rev B6



 Title

 Bize
 Document Number

 B
 450-5500-001

 Date:
 Friday, March 21, 2014



















