# CAHPv3 Instruction Set Specification

Naoki Matsumoto, Ryotaro Banno, Kotaro Matsuoka2020/09/21

## 1 Programmers' Model for CAHPv3 ISA

### 1.1 Integer Registers

15	0
x0 / ra(return address)	
x1 / sp(stack pointer)	
x2 / fp(frame pointer)	
x3 / s0	
x4 / s1	
x5 / s2	
x6 / s3	
x7 / s4	
x8 / a0	
x9 / a1	
x10 / a2	
x11 / a3	
x12 / a4	
x13 / a5	
x14 / t0	
x15 / t1	
16	
15	0
рс	
16	

Figure 1: CAHPv3 integer register state.

## 2 24-bit Length Instructions

### 2.1 Integer Computational Instructions

Integer Register-Register Instructions

23	20 19 16	6 15 12	11 8	3 7 0
0000	rs2	rs1	rd	opcode
4	4	4	4	8
	src2	$\operatorname{src}1$	dest	ADD
	src2	$\operatorname{src}1$	dest	SUB
	src2	$\operatorname{src}1$	dest	AND
	src2	$\operatorname{src}1$	dest	XOR
	src2	$\operatorname{src}1$	dest	OR
	src2	$\operatorname{src}1$	dest	LSL
	src2	$\operatorname{src}1$	dest	LSR
	src2	$\operatorname{src}1$	dest	ASR

Instruction	Opcode	Formula	Description
ADD rd, rs1, rs2	00000001	$rd \leftarrow rs1 + rs2$	Add rs1 value to rs2 value, and store to rd.
SUB rd, rs1, rs2	00001001	$rd \leftarrow rs1 - rs2$	Subtract rs2 value from rs1 value, and store to rd.
AND rd, rs1, rs2	00010001	$rd \leftarrow rs1 \wedge rs2$	Do bit and between rs1 value and rs2 value, and store to rd.
XOR rd, rs1, rs2	00011001	$rd \leftarrow rs1 \oplus rs2$	Do bit xor between rs1 value and rs2 value, and store to rd.
OR rd, rs1, rs2	00100001	$rd \leftarrow rs1 \vee rs2$	Do bit or between rs1 value and rs2 value, and store to rd.
LSL rd, rs1, rs2	00101001	$rd \leftarrow rs1 \ll rs2$	Do left logical shift rs1 value with width rs2 value, and store to rd.
LSR rd, rs1, rs2	00110001	$rd \leftarrow rs1 \gg rs2$	Do right logical shift rs1 value with width rs2 value, and store to rd.
ASR rd, rs1, rs2	00111001	$rd \leftarrow rs1 \ggg rs2$	Do right arithmetic shift rs1 value with width rs2 value, and store to rd.

### ${\bf Integer\ Register\text{-}Immediate\ Instructions}$

23	16	15 12	11	8 7	6 5	0
simm10[7:0	0]	rs1	rd	simm10[9:8]	opcode	
8		4	4	2	6	
simm10[7]	[0:	$\operatorname{src}$	dest	simm10[9:8]	ADDI	
simm10[7]	[0:	$\operatorname{src}$	dest	simm10[9:8]	ANDI	
simm10[7]	[0:	$\operatorname{src}$	dest	simm10[9:8]	XORI	
simm10[7]	[0:	$\operatorname{src}$	dest	simm10[9:8]	ORI	
simm10[7]	:0]	0000	dest	simm10[9:8]	LI	

Instruction	Opcode	Formula	Description
ADDI rd, rs1, simm10	000011	$rd \leftarrow rs1 + simm10$	Add rs1 value to simm10, and store to rd.
ANDI rd, rs1, simm10	010011	$rd \leftarrow rs1 \wedge simm10$	Do bit and between rs1 value and simm10, and store to rd.
XORI rd, rs1, simm10	011011	$rd \leftarrow rs1 \oplus simm10$	Do bit xor between rs1 value and simm10, and store to rd.
ORI rd, rs1, simm10	100011	$rd \leftarrow rs1 \vee simm10$	Do bit or between rs1 value and simm10, and store to rd.
LI rd, simm10	110101	$rd \leftarrow simm10$	Load simm10, and store to rd.

23	20 19	16 15 12	2 11	8 7 0
0000	uimm4[3:0]	rs1	rd	opcode
4	4	4	4	8
	uimm4[3:0]	$\operatorname{src}$	dest	LSLI
	uimm4[3:0]	$\operatorname{src}$	dest	LSRI
	uimm4[3:0]	$\operatorname{src}$	$\operatorname{dest}$	ASRI

Instruction	Opcode	Formula	Description
LSLI rd, rs1, uimm4	00101011	$rd \leftarrow rs1 \ll uimm4$	Do left logical shift rs1 value with width uimm4, and store to rd.
LSRI rd, rs1, uimm4	00110011	$rd \leftarrow rs1 \gg uimm4$	Do right logical shift rs1 value with width uimm4, and store to rd.
ASRI rd, rs1, uimm4	00111011	$rd \leftarrow rs1 \ggg uimm4$	Do right arithmetic shift rs1 value with width uimm4, and store to rd.

### 2.2 Conditional Branches

23	16 15	12 11	8 7	6 5 0
simm10[7:	0] rs1	rs2	simm10[9:8]	opcode
8	4	4	2	6
simm10[7	:0] src1	src2	simm10[9:8]	BEQ
simm10[7		src2	simm10[9:8]	BNE
simm10[7]	:0] src1	src2	simm10[9:8]	$\operatorname{BLT}$
simm10[7]	:0] src1	src2	simm10[9:8]	$\operatorname{BLTU}$
simm10[7]	:0] src1	src2	simm10[9:8]	$\operatorname{BLE}$
simm10[7]	:0] src1	src2	simm10[9:8]	BLEU

Instruction	Opcode	Description
BEQ rs1, rs2, simm10	001111	If rs1 value is equal to rs2 value, jump to PC + simm10.
BNE rs1, rs2, simm10	101111	If rs1 value is not equal to rs2 value, jump to PC + simm10.
BLT rs1, rs2, simm10	110111	If rs1 signed value is less than rs2 one, jump to PC + simm10.
BLTU rs1, rs2, simm10	010111	If rs1 unsigned value is less than rs2 one, jump to PC + simm10.
BLE rs1, rs2, simm10	111111	If rs1 signed value is equal or less than rs2 one, jump to PC + simm10.
BLEU rs1, rs2, simm10	011111	If rs1 unsigned value is equal or less than rs2 one, jump to PC + simm10.

### 2.3 Load and Store Instructions

23	16	15	12 11	8 7	6 5		0
simm10[7:	0]	rs	rd	simn	n10[9:8]	opcode	
8		4	4	•	2	6	
simm10[7	[0:	$\operatorname{src}$	$\operatorname{dest}$	$\operatorname{simn}$	10[9:8]	LW	
simm10[7]	[0:	$\operatorname{src}$	$\operatorname{dest}$	$\operatorname{simn}$	10[9:8]	LB	
simm10[7]	[0:	$\operatorname{src}$	$\operatorname{dest}$	$\operatorname{simn}$	10[9:8]	LBU	

Instruction	Opcode	Formula	Description
LW rd, simm10(rs)	010101	$rd \leftarrow [rs + simm10]$	Load word value with address rs value + simm10,
LW 10, SIIIIII10(18)	010101	$[10 \leftarrow [18 + \text{siminfo}]$	and store to rd.
LB rd, simm10(rs)	100101	$rd \leftarrow [rs + simm10]$	Load byte value with address rs value + simm10,
LB rd, simm10(rs)			and store sign extended one to rd.
LBU rd, simm10(rs)	000101	$rd \leftarrow [rs + simm10]$	Load byte value with address rs value $+ simm10$ ,
LBU ra, simmiu(rs)			and store to rd without sign extension.

23	16 15	12 11	8	7	6 5	0
simm10[7:0]	rd		rs	simm10[9:8]	opcode	
8	4		4	2	6	
simm10[7:0]	dest	5	$\operatorname{src}$	simm10[9:8]	SW	
simm10[7:0]	$\operatorname{dest}$	5	$\operatorname{src}$	simm10[9:8]	$_{ m SB}$	

Instruction	Instruction Opcode Formula		Description	
SW rs, simm10(rd)	001101	$[rd + simm10] \leftarrow rs$	Load value from rs, and store word value to address	
5 (1 15, 511111110(1d)	001101	[14   511111110] ( 15	rs value + simm10.	
SB rs, simm10(rd)	110101	$\boxed{ [rd + simm10] \leftarrow rs }$	Load value from rs, and store value[7:0] to address	
SD 18, SIIIIII10(10)	110101		rs value $+ simm10$ .	

## 3 16-bit Length Instructions

## 3.1 Integer Computational Instructions

### Integer Register-Register Instructions

15	12 11	8 7	0
rs	rd	opcode	
4	4	8	
$\operatorname{src}$	dest	MOV	
$\operatorname{src}$	dest	ADD2	
$\operatorname{src}$	dest	SUB2	
$\operatorname{src}$	dest	AND2	
$\operatorname{src}$	dest	XOR2	
$\operatorname{src}$	dest	OR2	
$\operatorname{src}$	dest	LSL2	
$\operatorname{src}$	dest	LSR2	
$\operatorname{src}$	dest	ASR2	

Instruction	Opcode	Formula	Description
MOV rd, rs	11000000	$rd \leftarrow rs$	Load rs value, and store to rd.
ADD2 rd, rs	10000000	$rd \leftarrow rd + rs$	Add rs1 value to rd value, and store to rd.
SUB2 rd, rs	10001000	$rd \leftarrow rd - rs$	Subtract rd value from rs value, and store to rd.
AND2 rd, rs	10010000	$rd \leftarrow rd \wedge rs$	Do bit and between rd value and rs value, and store to rd.
XOR2 rd, rs	10011000	$rd \leftarrow rd \oplus rs$	Do bit xor between rd value and rs value, and store to rd.
OR2 rd, rs	10100000	$rd \leftarrow rd \vee rs$	Do bit or between rd value and rs value, and store to rd.
LSL2 rd, rs	10101000	$rd \leftarrow rd \ll rs$	Do left logical shift rd value with width rs value, and store
LSL2 Iu, Is	10101000	1d ← 1d ≪ 1s	to rd.
LSR2 rd, rs	10110000	$rd \leftarrow rd \gg rs$	Do right logical shift rd value with width rs value, and store
L5102 10, 15	10110000	1d — 1d // 1s	to rd.
ASR2 rd, rs	10111000	$rd \leftarrow rd \ggg rs$	Do right arithmetic shift rd value with width rs value, and
A5112 10, 18	101111000		store to rd.

### ${\bf Integer\ Register\text{-}Immediate\ Instructions}$

15	12 11	8 7	6 5	0
simm6[3:0]	rd	simm6[5:4]	opcode	1
4	4	2	6	_
simm6[3:0]	] dest	simm6[5:4]	ADDI2	
simm6[3:0]	] dest	simm6[5:4]	ANDI2	
simm6[3:0]	] dest	simm6[5:4]	] LSI	
simm6[3:0]	] dest	simm6[5:4]	] LUI	

Instruction	Instruction Opcode Formula		Description	
ADDI2 rd, simm6	000010	$rd \leftarrow rd + simm6$	Add rd value to simm6, and store to rd.	
ANDI2 rd, simm6	010010	$rd \leftarrow rd \wedge simm6$	Do bit and between rd value and simm6, and store	
ANDIZ Id, sillillo	010010	Tu \ Tu /\ Sillillio	to rd.	
LSI rd, simm6	110100	$rd \leftarrow simm6$	Load simm6, and store to rd.	
LUI rd, simm6	000100	$rd \leftarrow (simm6 \ll 10)$	Load simm6 with left logical shift with width 10,	
LOTTU, SIIIIIIO			and store to rd.	

15	12 11	8	3 7	0
uimm4[	3:0]	rd	opcode	
4	·	4	8	
uimm4	[3:0]	dest	LSLI2	
uimm4	[3:0]	dest	LSRI2	
uimm4	[3:0]	$\operatorname{dest}$	ASRI2	

Instruction	Opcode	Formula	Description		
LSLI2 rd, uimm4	00101010	rd ← rd // uimm4	Do left logical shift rd value with width uimm4,		
ESEIZ IG, unimit	00101010	ra v ra « ammir	and store to rd.		
I CDI2 rd uimm4	00110010	nd / nd > wimana 1	Do right logical shift rd value with width uimm4,		
LSIGIZ IG, ullilli14	rd, uimm4   $00110010$   rd $\leftarrow$ rd $\gg$ uimm		and store to rd.		
ACDI2 nd uimm4	00111010	$rd \leftarrow rd \ggg uimm4$	Do right arithmetic shift rd value with width		
ASK12 rd, ullilli14			uimm4, and store to rd.		

### 3.2 Unconditional Jumps

15	12 11	8	3 7	0
0000	0	rs	opcode	
4		4	8	
		$\operatorname{src}$	JALR	
		$\operatorname{src}$	$_{ m JR}$	

Instruction	Opcode	Formula	Description		
JALR rs	00010110	$ \begin{array}{c} ra \leftarrow PC + 2 \\ PC \leftarrow rs \end{array} $	Jump to rs value, and store $PC + 2$ to return address register ra.		
JR rs	00000110	$PC \leftarrow rs$	Jump to rs value.		

15	5 4
simm11[10:0]	opcode
11	5
simm11[10:0]	JS
simm11[10:0]	JSAL

Instruction	Opcode Formula		Description		
JS simm11	01110	$PC \leftarrow PC + simm11$	Jump to $PC + simm11$ .		
JSAL simm11	11110	$ \begin{array}{c} \operatorname{ra} \leftarrow \operatorname{PC} + 2 \\ \operatorname{PC} \leftarrow \operatorname{PC} + \operatorname{simm} 11 \end{array} $	Jump to $PC + simm11$ , and store $PC + 2$ to return address register ra.		

### 3.3 Load and Store Instructions

15	$12 \ 11$	8	3 7	6 5	0
uimm7[4:1]		$\operatorname{rd}$	uimm7[6:5]	(	pcode
11		5			
uimm7[4:1]		dest	uimm7[6:5]	]	LWSP

Instruction	Opcode	Formula	Description
LWSP rd, uimm7(sp)	010100	$rd \leftarrow [sp + uimm7]$	Load word value with address stack pointer register value + uimm7, and store to rd.

15	12 11	8 7	6	5 5	0
uimm7[4:1]	rs		uimm7[6:5]	opcode	
11	5				
$\operatorname{uimm7}[4:1]$	sre	С	$\operatorname{uimm7}[6:5]$	SWSP	

Instruction	Opcode	Formula	Description
SWSP rs, uimm7(sp)	011100	$[\mathrm{sp} + \mathrm{uimm7}] \leftarrow \mathrm{rs}$	Store rs value to uimm8 with address stack pointer register value + uimm7.

## 4 Instructions List

050403020100		0 0 0 0 1	0 0 1 0 0 1	0 1 0 0 0 1	0 1 1 0 0 1	1 0 0 0 0 1	1 0 1 0 0 1	1 1 0 0 0 1	1 1 1 0 0 1		0 0 0 0 1 1	0 1 0 0 1 1	0 1 1 0 1 1	1 0 0 0 1 1	1 0 1 0 1 1	1 1 0 0 1 1	1 1 1 0 1 1		0 0 1 1 1 1	1 0 1 1 1 1	1 1 0 1 1 1	0 1 0 1 1 1	1 1 1 1 1 1 1	0 1 1 1 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1		0 1 0 1 0 1	1 0 0 1 0 1	0 0 1 0	0 1 1 1 0 1	П	1 1 0 1 0 1		0 0 0 0	0 0 0 0	0 0 1 0 0 0 0
90		0	0	0	0	0	0	0	0		simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	0	0	0		simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	0	0		simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]	simm10[9:8]		Ι	0	0
11 1009 08 07				rd = 0	rd = 0	rd = 0	rd = 0	rd = 0	rd = 0		rd s	rd	rd s	rd s	rd = 0	rd 0	rd 0		rs2	rs2	rs2	rs2	rs2	rs2	0	0				rd = r	rs		rd		rd(rs1) 1	rd(rs1) 1	rd(rs1)  1
151413 12	suc	rs1	rs1	rs1	rs1	rs1	rs1	rs1	rs1	ions	rs1	rs1	rs1	rs1	rs1	rs1	rs1		rs1	rs1	rs1	rs1	rs1	rs1	[15:0]	[15:0]		$_{ m IS}$	$_{ m IS}$	rs	$^{\mathrm{rd}}$	rd	0 0 0 0	suc	rs(rs2)	rs(rs2)	rs(rs2)
23222120191817 16 13	Register-Register Instructions	0 0 0	0 0 0	0 0 0	0 0	0   0   0   0   rs2	0 0 0 0 0 rs2	0 0 0 0 0 rs2	0 0 0 0 rs2	Register-Immediate Instructions	simm10[7:0]	$\operatorname{simm} 10[7:0]$	$\operatorname{simm}_{10}[7:0]$	$\operatorname{simm} 10[7:0]$	0 0 0 0  uimm4[3:0]	$0 \mid 0 \mid 0 \mid 0 \mid \text{uimm4}[3:0] \mid$	$0 \mid 0 \mid 0 \mid 0 \mid \text{uimm4}[3:0]$	Conditional Branches	simm10[7:0]	$\operatorname{simm} 10[7:0]$	$\operatorname{simm} 10[7:0]$	$\operatorname{simm} 10[7:0]$	$\operatorname{simm} 10[7:0]$	$\operatorname{simm} 10[7:0]$	simm16[15:0]	-	and Store Instructions	$\operatorname{simm10}[7:0]$	$\operatorname{simm} 10[7:0]$	$\operatorname{simm10[7:0]}$	$\operatorname{simm} 10[7:0]$		$simm10[7:0] \qquad \boxed{0}$	16-bit Integer Register-Register Instructions			
Formula	24-bit Integer	$rd \leftarrow rs1 + rs2$		$rd \leftarrow rs1 \wedge rs2$	$rd \leftarrow rs1 \oplus rs2$	$rd \leftarrow rs1 \vee rs2$	$rd \leftarrow rs1 \ll rs2$	$rd \leftarrow rs1 \gg rs2$	$rd \leftarrow rs1 \gg rs2$	24-bit Integer Reg	$rd \leftarrow rs1 + simm10$	$rd \leftarrow rs1 \land simm10$	$rd \leftarrow rs1 \oplus simm10$	$rd \leftarrow rs1 \lor simm10$	$rd \leftarrow rs1 \ll uimm4$	$rd \leftarrow rs1 \gg uimm4$	$rd \leftarrow rs1 \gg uimm4$	24-bit C	if $rs1 = rs2$ then $PC \leftarrow PC + simm10$	if $rs1 \neq rs2$ then $PC \leftarrow PC + simm10$	if $rs1 < rs2$ then $PC \leftarrow PC + simm10$	if $rs1 < rs2$ then $PC \leftarrow PC + simm10$	if $rs1 \le rs2$ then $PC \leftarrow PC + simm10$	if $rs1 \le rs2$ then $PC \leftarrow PC + simm10$	$PC \leftarrow PC + simm16$	$RA \leftarrow PC + 4, PC \leftarrow PC + simm16$	24-bit Load	1	1	$rd \leftarrow [rs + simm10]$	$[rd + simm10] \leftarrow rs$	$\sin$	$rd \leftarrow simm10$	16-bit Integer Re	$\mathrm{rd} \leftarrow \mathrm{rs}$	$rd \leftarrow rd + rs$	$rd \leftarrow rd - rs$
ops		add rd, rs1, rs2	sub rd, rs1, rs2	and rd, rs1, rs2	xor rd, rs1, rs2	or rd, rs1, rs2	lsl rd, rs1, rs2	lsr rd, rs1, rs2	asr rd, rs1, rs2		addi rd, rs1, simm10	andi rd, rs1, simm10	xori rd, rs1, simm10	ori rd, rs1, simm10	lsli rd, rs1, uimm4	lsri rd, rs1, uimm4	asri rd, rs1, uimm4		beq rs1, rs2, simm10			$\overline{}$		bleu rs1, rs2, simm10	j simm16	jal simm16		lw rd, simm10(rs)	lb rd, simm10(rs)	lbu rd, simm10(rs)	sw rs, $simm10(rd)$	sb rs, simm $10(rd)$	li rd, simm10		mov rd, rs	add2 rd, rs	sub2 rd, rs

0 1 0 0 0 0	0 1 1 0 0 0	1 0 0 0 0 0	1 0 1 0 0 0	1 1 0 0 0 0	1 1 1 0 0 0		0 0 0 0 1 0	0 1 0 0 1 0	1 1 0 1 0 0	0 0 0 1 0 0	1 0 1 0 1 0	1 1 0 0 1 0	1 1 1 0 1 0		0 1 0 1 1 0	0 0 0 1 1 0	0 1 1 1 0	1 1 1 1 0		0 1 0 1 0 0	0 1 1 1 0 0		0 0 0 0 0 0
1 0	1 0	1 0	1 0	1 0	1 0		simm6[5:4]	simm6[5:4]	simm6[5:4]	simm6[5:4]	0 0	0 0	0 0		0 0	0 0	[0:0]	] ]:0]		$\operatorname{umm7[6:5]}$	uimm7[6:5]		0 0
$ \operatorname{rd}(\operatorname{rs1}) $	$ \operatorname{rd}(\operatorname{rs}1) $	rd(rs1)	rd(rs1)	rd(rs1)	rd(rs1)		$ \operatorname{rd}(\operatorname{rs}1) $	$ \begin{array}{c c} rd(rs1) & s \\ rd(rs1) & s \\ rd & s \\ rd & s \\ rd(rs1) & 0 \\ rd(rs1) & 0 \\ rd(rs1) & 0 \\ rd(rs1) & 0 \\ \hline \\ rs(rs1) & 0 \\ \hline \\ rs(rs1) & 0 \\ \hline \\ rs(rs1) & 0 \\ simm11[10:0] \\ simm11[10:0] \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $		simm11[10:0]		rd	rs		0 0 0 0 0								
rs(rs2)	rs(rs2)	rs(rs2)	rs(rs2)	rs(rs2)	rs(rs2)	ıctions	simm6[3:0]	$\sin 6[3:0]$	simm6[3:0]	simm6[3:0]	$\operatorname{uimm4}[3:0]$	$\operatorname{uimm4}[3:0]$	$\operatorname{uimm4}[3:0]$		0 0 0 0	0 0 0 0	-			$\operatorname{uimm7[4:1]}$	$\operatorname{uimm7[4:1]}$		0 0 0 0
						16-bit Integer Register-Immediate Instructions								16-bit Unconditional Jumps					16-bit Load and Store Instructions		1	Others	
$rd \leftarrow rd \wedge rs$	$\mathrm{rd} \leftarrow \mathrm{rd} \oplus \mathrm{rs}$	$\mathrm{rd} \leftarrow \mathrm{rd} \vee \mathrm{rs}$	$rd \leftarrow rd \ll rs$	$rd \leftarrow rd \gg rs$	$rd \leftarrow rd \gg rs$	16-bit Integer Reg	$rd \leftarrow rd + simm6$	$rd \leftarrow rd \land simm6$	$rd \leftarrow simm6$	$rd \leftarrow (simm6 \ll 10)$	$rd \leftarrow rd \ll uimm4$	$rd \leftarrow rd \gg uimm4$	$rd \leftarrow rd \gg uimm4$	16-bit U	$RA \leftarrow PC + 2, PC \leftarrow rs$	$\mathrm{PC} \leftarrow \mathrm{rs}$	$PC \leftarrow PC + simm11$	$RA \leftarrow PC + 2, PC \leftarrow PC + simm11$	16-bit Load	$rd \leftarrow [sp + uimm7]$	$[sp + uimm7] \leftarrow rs$		
and2 rd, rs	xor2 rd, rs	or2 rd, rs	lsl2 rd, rs	lsr2 rd, rs	asr2 rd, rs		addi2 rd, simm6	andi2 rd, simm6	lsi rd, simm6	lui rd, simm6	lsli2 rd, uimm4	lsri2 rd, uimm4	asri2 rd, uimm4		jalr rs	jr rs	js simm11	jsal simm11		lwsp rd, uimm7(sp)	swsp rs, uimm7(sp)		dou