


EEE 525

Lab 4

Name: Vishal Srivastava


ID No.:1209824652

1. Snapshot of the layout for 16×1 column group.




2. DRC and LVS clean snapshots for the 16×1 column group.

DRC



LVS



3. Concisely explain the decoder design, justifying your design decisions.

The 4x16 Decoder is based on one 3x18 decoder with de-multiplexed outputs for word0-word7 and word8-word15 with up and down logic. The up and down logic is based on the en and A3 which is the MSB of the input bus.

Up=A3 * en

Down=(~A3) * en



These up and down direct the output of 3x8 decoder to either lower word0-word7 or word8-word15.

4. Truth table for your decoder.


E n	A 3	A 2	A 1	A 0	U p	Do wn	Wor d ₀	Wor d ₁	Wor d ₂	Wor d ₃	Wor d ₄	Wor d ₅	Wor d ₆	Wor d ₇	Wor d ₈	Wor d ₉	Wor d ₁₀	Wor d ₁₁	Wor d ₁₂	Wor d ₁₃	Wor d ₁₄	Wor d ₁₅
0	x	x	x	x	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

5. Snapshots of the schematic (use white background and visible sizing).


Schematic:




Nand 3x1




Nand2x1




Invx3




Invx7




Invx8




Nand2x5



6. Snapshots of the decoder layout.




7. Waveforms showing full functionality of your decoder (from post-layout simulations).




8. DRC and LVS clean snapshots for your decoder.

DRC:




LVS:




9. DRC and LVS clean snapshots for your final layout (16×16 RF cell with decoder).

DRC:



LVS:



The timing diagram displays the following signals and their behavior over a 10ns period:

- vclk** (blue): A periodic clock signal with a period of approximately 1ns.
- vdata_in=0** (green): A signal that transitions from 0 to 1 at approximately 1ns, 3ns, 5ns, 7ns, and 9ns.
- vdata_in=1** (red): A signal that transitions from 0 to 1 at approximately 1ns, 3ns, 5ns, 7ns, and 9ns.
- vwe** (purple): A signal that transitions from 0 to 1 at approximately 1ns, 3ns, 5ns, 7ns, and 9ns.
- vlei** (cyan): A signal that transitions from 0 to 1 at approximately 4ns and remains high until 9ns.
- vdata_out=0** (magenta): A signal that transitions from 0 to 1 at approximately 1ns, 3ns, 5ns, 7ns, and 9ns.
- vdata_out=1** (orange): A signal that transitions from 0 to 1 at approximately 7ns and remains high until 9ns.

As the reads will be the slower ones so,

Worst Case		Best Case	
T _{re->dataout15} at rwl<7>	117.301ps	T _{re->dataout0} at rwl<0>	115.0449ps
T _{re->dataout15} at rwl<15>	117.4558ps	T _{re->dataout0} at rwl<8>	115.9834ps
T _{re->dataout7} at rwl<7>	117.0567ps	T _{re->dataout8} at rwl<0>	115.0260ps
T _{re->dataout7} at rwl<15>	117.1193ps	T _{re->dataout7} at rwl<8>	115.9678ps

So, the worst case: 117.4558ps at $T_{re \rightarrow dataout15}$ at $rwl<7>$ and the Best case: 115.0260ps at $T_{re \rightarrow dataout8}$ at $rwl<0>$


The worst cases are due to cells placed at extreme corners of the Register File whereas the best cases are due to cells placed at interior where the decoder is placed. The delay is due to RC delay introduced due to interconnect wire. So, the delay is directly proportional to the distance from the decoder.

12. Waveforms showing RE to output and WE to bit cell change delays for all corner cases.

13. Waveforms showing RWL (read word line) to output and WWL (write word line) to bit cell change delay for all corner cases.

Common Answer for Q12-Q13

Worst Case: $T_{re \rightarrow dataout15}$ at $rw1 < 7$



14. Report the area and maximum operating frequency for your design, based on post-layout extracted simulation.

Area: $5.5065 \times 8.491 = 46.75 \text{ nm}^2$

Max Operating Frequency: 4.23GHz

15. Directory path to your final design library (do not modify the files here after the deadline, the timestamps could be checked during the demo).

Path: afs/asu.edu/users/v/s/r/vsriva10/asap7_rundir/RF_Lab4/Register_File_new