INDUSTRIAL TRAINING PROJECT REPORT

ON

TITLE OF PROJECT REPORT

Submitted by:

NAME
ROLL NO. OF THE CANDIDATE

Under the Guidance of

| **NAME OF THE EXTERNALGUIDE** | **NAME OF INTERNALGUIDE** |
| **DESIGNATION OF GUIDE** | **DESIGNATION OF GUIDE** |

in partial fulfillment for the award of the degree of

BACHELOR OF TECHNOLOGY

IN
Computer Science & Engineering

School of Engineering & Technology

**MANAV RACHNA INTERNATIONAL INSTITUTE OF
RESEARCH AND STUDIES, Faridabad
NAAC ACCREDITED 'A++' GRADE**

Jan-June, 2024

Acknowledgement

We would like to express our sincere gratitude to our supervisor **"Name of Mentor", "Designation", Dept. of CSE (SET,MRIIRS),** for giving us the opportunity to work on this topic. It would never be possible for us to take this project to this level without their innovative ideas and their relentless support and encouragement.

I express my deepest thanks to **Dr Ravindra Kumar Chahar** for taking part in useful decision & giving necessary advices and guidance and arranged all facilities to make life easier. I choose this moment to acknowledge his/her contribution gratefully.

We take immense pleasure in thanking **Dr. Mamta Dahiya**, Head of Department of Computer Science and Engineering, SET, MRIIRS. Her tolerances of having discussions, sacrificing her personal time, are extremely insightful and greatly appreciated.

We would like to express regards to **Dr. Geeta Nijhawan**, Associate Dean SET, MRIIRS, for her constant encouragement, hours of sitting together and discussing frequently lively discussions, which helped us in understanding the subject and methodology and completion of internship. .

.

Name of Student, Roll Number

Declaration

I (We) hereby declare that this project report entitled "**TITLE OF PROJECT WORK**" *by* **NAME OF STUDENT (ROLL NUMBER),** being submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology in **Computer Science and Engineering** under School of Engineering & Technology of Manav Rachna International Institute of Research and Studies, Faridabad, during the academic year June, 2024, is a bonafide record of our original work carried out under guidance and supervision of **NAME OF MENTOR/TRAINING GUIDE, DESIGNATION , DEPARTMENT** and has not been presented elsewhere.

1. Name of Student, Roll Number

Manav Rachna International Institute of Research and Studies, Faridabad

School of Engineering & Technology

Department of Computer Science & Engineering

June, 2024

Certificate

This is to certify that this project report entitled "**TITLE OF PROJECT WORK**" *by* **NAME OF STUDENT (ROLL NUMBER),** submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology in **Computer Science and Engineering** under School of Engineering & Technology of Manav Rachna International Institute of Research and Studies Faridabad, during the academic year June 2024, is a bonafide record of work carried out under my guidance and supervision.

(Signature of Project Guide)
Name of Project Guide
DESIGNATION
Department. of Computer Science & Engineering
School of Engineering & Technology
Manav Rachna International Institute of Research and Studies, Faridabad

Dr. Mamta Dahiya
Professor & Head of Department
Department. of Computer Science & Engineering

School of Engineering & Technology
Manav Rachna International Institute of Research and Studies, Faridabad

TABLE OF CONTENTS

IV.   **Design and Implementation**

    IV.1   Introduction
    IV.2   Functional Decompositions
    IV.3   Different Design Options
    IV.4   Proposed Flow Model
    IV.5   Circuit Design
    IV.6   Simulation Platform (wherever required)
    IV.7   PCB Design (wherever required)
    IV.8   Assembly of Hardware and Components

V.   **Testing and Deployment**

    V.1 Verification
    V.2 Validation
    V.3 Evaluation

VI.   **Conclusion and Future Enhancements**

    VI.1   Summary of work done
    VI.2   Critical appraisal of work done
    VI.3   Proposal/scope of future enhancement

References/Bibliography

LIST OF TABLES

LIST OF FIGURES

Figure   **Page No.**

ABSTRACT

Abstract should contain minimum 1 page .

Format for References

REFERENCES

[1] J. Cong, C. Wu, and Y. Ding, "Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution," in Proc. of ACM Intl. Symp. on Field Programmable Gate Arrays, 1999, pp. 29-35.
[2] A. Ling, D. P. Singh, and S. D. Brown, "FPGA technology mapping: A study of optimality," in Proc. of IEEE/ACM Design Automation Conf., 2005, pp. 427-432.