# **EXPERIMENT NO. 10**

TITLE: DESIGN AND VERIFY THE 4-BIT SERIAL IN PARALLEL OUT SHIFT REGISTERS.

#### OBJECTIVE:

To analyses the circuit and truth table of 4-bit SIPO (serial input parallel output) shift register by IC 7474 (D flip flop).

### APPARATUS REQUIRED:

- Switches
- Power supply
- Resistances
- LEDs
- IC 7474(D flip flop) etc.

#### THEORY:

In Serial In Parallel Out (SIPO) shift registers, the data is stored into the register serially while it is retrieved from it in parallel-fashion. Figure 1 shows an n-bit synchronous SIPO shift register sensitive to positive edge of the clock pulse. Here the data word which is to be stored (Data in) is fed serially at the input of the first flip-flop (D1 of FF1). It is also seen that the inputs of all other flip-flops (except the first flip-flop FF1) are driven by the outputs of the preceding ones like the input of FF2 is driven by the output of FF1. In this kind of shift register, the data stored within the register is obtained as a parallel-output data word (Data out) at the individual output pins of the flip-flops (Q1 to Qn).

Table I Data Movement in Right-Shift SIPO Shift Register

Clock Cycle	Data in	Q <sub>1</sub>	$Q_2$		Qn
1	B <sub>1</sub>	→ B <sub>1</sub> <	0 、		0
2	B <sub>2</sub> —	→ B <sub>2</sub> 、	<sup>™</sup> B <sub>1</sub> 、		<sub>7</sub> 0
3	B <sub>3</sub>	→ B <sub>3</sub> 、	³ B <sub>2</sub> 、		70
4	B <sub>4</sub> —	→ B <sub>4</sub> 、	<sup>™</sup> B <sub>3</sub> 、		70
5	B <sub>5</sub> —	$\rightarrow$ B <sub>5</sub>	<sup>►</sup> B <sub>4</sub> 、		<sub>7</sub> 0
6	B <sub>6</sub>	→ B <sub>6</sub> 、	<sup>™</sup> B <sub>5</sub> 、	,	3 0
-	-	-		7	7 .
-	-	-	-		-
-	-				-
n	$B_n$ —	$\rightarrow B_n$	<sup>™</sup> B <sub>n-1</sub>		$^{\searrow}B_1$

#### Output of SIPO (right-shift) Shift Register




Figure 1 n-bit Serial-In Parallel-Out Right-Shift Shift Register






Figure 2 Output Waveform of *n*-bit Right-Shift SIPO Shift Register

In the right-shift SIPO shift-register, data bits shift from left to right for each clock pulse. However if the data bits are made to shift from right to left in the same design, one gets a left-shift SIPO shift-register as shown by figure 3. Nevertheless the basic working principle remains the same except the fact that now Bn down to B1 is stored in Qn down to Q1 i.e. Q1 = B1, Q2 = B2 ... Qn = Bn at the nth clock pulse



#### CIRCUIT DIAGRAM:



### CALCULATIONS:

#### TRUTH TABLE

Serial No.	Clock	Data Input	Q <sub>3</sub>	<b>Q</b> 2	Q1	Qo
1	1	1	1	0	0	0
2	2	0	0	1	0	0
3	3	1	1	0	1	0
4	4	1	1	1	0	1

#### RESULTS:

• Verified the truth table of 4-bit SIPO (serial input parallel output) shift register by IC 7474 (D flip flop).

## PRECAUTIONS:

- All the connections should be made properly as per the circuit diagram.
  - Connections should be tight and easy to inspect.
  - Power supply should be 5v.
  - Keep the switch turned off while making connections.