# END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY-JUNE-2013

Paper Code: BCA106 Subject: Digital Electronics (New)
Time: 3 Hours Maximum Marks: 75

Note: Attempt any five questions including Q.no.1 which is compulsory.

Select one question from each unit.

Q1.	←(a)	Design a Full Adder circuit using only NANAD gates only.	(5)
-	(b)	State and explain the DeMorgen's theorem which converts a sum into a prod and vice versa.	uct from (5)
	(c)	What is Multiplexer? Explain the difference between MUX and DEMUX.	(5)
(F) and the	<del>/(d)</del>	Explain Binary Multiplier.	(5)
-	(e)	Simplify the following function in Sum of product from using four variable Kar	naugh's
		map. Draw the resulting logic diagram.	(5)
		$F(A,B,C,D) = \Sigma (0,1,2,4,5,7,11,15)$	
		Unit- I	
Q.2.	(a)	(i) Simplify the Expression $AB + \overline{AC} + \overline{ABC} (AB+c)$	(3)
		(ii) Simplify the given Boolean Expression	(3)
		$Y = \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C}$	
	(b)	Explain what is meant by logic family. Describe three major difference betwee	n RTL and
		DTL.	(6.5)
<del>Q</del> .3.	(a)	Explain how the basic gates can be realized using NAND gates. Draw the useful	
		Diagram.	(6.5)
	46)	Implement $Y = \overline{AB} + A + \overline{B} + C$ using NAND gates only.	(6)
		Unit – II	
Q.4	(a)	Draw a Multiplexer using only NAND gates which selects from four inputs A0 to	A3
		using two select inputs SO and S1.	(6.5)
	(b)	Implement the following function using a Multiplexer	

		$F(A,B,C) = \Sigma(1,22,5,6)$	(6)
Q5.	(a)	How does an encoder differ from decoder? Design 3 X 8 decoder.	(6.5)
-	+(b)	Design a 4 bit parallel binary adder.	(6)
		Unit- III	
Q.6.	(a)	Explain in detail the construction and working universal / Bidirectional shift register.	(6)
	_(b)	Explain the operation of Master – slave Flip Flop and show how the race around	
		condition is eliminated in it?	(6.5)
/07.	(a)	Explain the function of a D flip flop using a suitable diagram and discuss how it work	s as
		a latch?	(6)
-	(b)	How an SR flip flop can be converted into JK flip flop? Give the truth table of JK flip fl	ор
anger's Te		Flop:	6.5)
		Unit-IV	
Q8.	(a)	Design a MOD 7 binary counter. Draw its state diagram and circuit.	(6)
	(b)	What is a modulus counter? Draw the logic diagram of a 4 bit binary ripple counter u	sing
(8)		flip-flops that trigger on the positive edge transition.	5.5)
0.9.	(Ja)	What is ROM? Explain the terms volatile memory and non-volatile memory.	(6)
	(b)	What is a ripple counter? Explain the difference the performance of asynchronous an synchronous counter. (6	id 5.5)

Subject: Digital Electronics (Batch 2011 onwards)

Paper Code: BCA-106

## **END TERM EXAMINATION**

SECOND SEMESTER [BCA] MAY- JUNE 2015

Time: 3 Hours Maximum Marks: 75 Note: Attempt any five questions including Q.No 1 which is compulsory. Select one question from each unit. Q1 (a) State and Prove the Demorgan's theorems. (4)(b) Desgin a full adder using the NAND gates only. (4)(c) What is a multiplexer? Desgin a 32 to 1 multiplexer using the 8 to 1 multiplexers. (4) (d) What is a D flip flop? Show how SR flip flop can be converted to D flip flop. (4) (e) What is a ripple counter? Explain the difference between the performance of asynchronous and synchronous counters. (4)(f) Explain the working of bi directional shift register with logic diagram. (5)(a) What is Gray code? Why it is important? List features of BCD and Excess-Q2 3codes. (b) What are Universal gate? Obtain EX-OR operation with universal gates. (3.5) (c) convert the following octal numbers to hexadecimal numbers: (i) 137 SY (ii) 1275 (iii) 673 (a) Simplify the expression  $Y = \sum_{m} (7, 9, 10, 11, 12, 13, 14, 15)$  using the K-map Q3 method. (6.5)ANTISCD IN (b) Realize Y = A + BCD using NAND gates only. (6)UNIT-II (a) Design a 4 bit parallel adder circuit. Give the truth table and explain the 04 operation. (6.5)(b) What is binary multiplier? Discuss the multiplier using shift method. (6)Q5 (a) Explain the working of BCD to seven segment decoder with diagram. (6)(b) What is an encoder? Discuss the design of octal to binary encoder. (6.5)UNIT-III Q6 Discuss and explain the working of master slave JK Flip flop. What are its advantages? (12.5)What is shift register? Give its classification and explain the working of each Q7 type diagram. (12.5)UNIT-IV What is modulo counter? Design a MOD-6 counter by giving all design steps. (12.5) Q8 Q9 Explain the following: (a) RAM (b) PLA (12.5)\*\*\*\*\*

P

33



(5)

## END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY JUNE 2017 Subject: Digital Electronics Paper Code: BCA-106 (Batch 2011 onwards) Maximum Marks: 75 Time: 3 Hours Note: Attempt any five questions including Q.no.1 which is compulsory. Select one question from each unit. (5x5=25)Attempt any five from the following:-Q1 (a) Design full subtractor circuit using NAND gate only. (b) Explain how transistor as a switch works? Give its use in logic circuits. (c) Define fan-in, fan-out, propagation delay, noise margin and voltage (d) Explain decoder and demultiplexer. Give their applications. (e) State the De Morgan's theorem and prove them with an example. (f) Define synchronous and asynchronous counters with their merit and demerits. Simply the expressions:-(3)(a)  $AB + \overline{AC} + A\overline{BC}(AB + C)$ (b) Explain the operation and advantages of CMOS (6.5)(3)(c) Prove  $A + \overline{AB} = A + B$ (a) Design a combinational circuit whose input is three bit number and whose 03 output is equal to square of input and implement it using basic gates. (6.5) (b) Explain briefly the BCD to seven segment decoder. UNIT-II (a) Design a full adder circuit using Multiplexer. (6.5)04 (b) Implement the Ex-OR gate equation with NAND gates only.  $\{6\}$ (a) Draw the logic diagram of parity checker and generator/checker. Explain its Q5 (6.5)operation with the help of truth table. (b) Design a binary multiplier for following: A=1011, B=111 (6)UNIT-III (a) Define edge triggering in flip-flops. Explain Master slave JK flip-flop that 06 solves the problem of Race-around condition, with diagram. (5.5)(b) Design JK flip-flop using SR flip-flop. (a) Explain the bidirectional shift register with diagram, truth table and clock Q7 pulse. Give their applications. (b) Differentiate Static RAM and Dynamic RAM. (5)UNIT-IV (a) Design Modulo 7 counters with truth table and logic diagram. (7.5)Q8 (b) Give the application of PLA and PLD. (5)(a) Design a combinational circuit with PLA, having three inputs, four product Q9

\*\*\*\*\*

b) Explain Johnson's counter with truth table and clock pulses.

 $F2(A,B,C)=\Sigma(0,2,4,7)$ 

terms and two outputs:

 $F1(A,B,C)=\Sigma(3,5,6,7),$ 



Paper Code: BCA106

Time: 3 Hours

Maximum Marks:75

Subject: Digital Electronics

## END TERM EXAMINATION

SECOND SEMESTER [BCA] MAY-JUNE 2018

Note: Attempt any five questions including Q.no. 1 which is compulsory.

Select one question from each unit. Q.1 Attempt all the questions:-(5x5=25)(a) Why are NAND and NOR gates known as universal gates? Implement half adder circuit using NAND gates only. (b) Define the terms for digital circuits: (i) Speed of operations, (ii) Figure of Merit (iii) Noise margin. · (c) What is De-multiplexer? Explain the difference between MUX and DEMUX. · (d) What is the major disadvantage of SR flip-flop? How is this addressed in JK Fip-Flop? (e) Explain ripple counter. What's the difference between ripple counter and synchronous counter? (a) Explain deMorgan's theorem. Prove the following using De Morgan's theorem: 0.2 (i) AB + CD = AB.CD and (ii) (A + B).(C + D) = (A + B) + (C)(b) Implement EX-OR and EX-NOR gate using only NOR gates Q.3 (a) Explain the term "logic family". Compare RTL and TTL logic. (b) Simplify the following expression using K-map:  $Y=m_0+m_1+m_3+m_7+m_8+m_9+m_{11}+m_{15}$ (c) Prove the relationship: (i) A.B.C + A.B.C + A.B.C + A.B.C = A.B + B.C + C.A.3 (ii) A.B + A.B + B.C = A + B.C1.5 UNIT-II (a) Explain even parity and odd parity. Design a circuit for even parity generator for 3-bit Q.4 message. 5.5 (b) Show block diagram of a 3 bit parallel binary adder. 3 (c) Explain the binary multiplication method using the example (1010x1011) 0.5 (a) Implement the expression using a multiplexer 6.5  $f(A, B, CD) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$ (b) Design a 3:8 decoder using basic logic gates. 0.6 (a)Design a S-R latch using 2-input NOR gates (b) Explain (a) J-K Flip-Flop can be converted to T Flip-Flop, (b) race around condition. (c) Explain master-slave flip-flop 2 0.7 (a) Justify the statement: "J-K Flip-Flop is a universal Flip-Flop. 5.5 (b) Explain the advantage of SIPO over SISO. Discuss their applications. (c) What is Bi-directional Flip-Flop? 3

#### Unit-IV

	2.5
how state diagram of 3 bit up/down counter. Design 3 bit up/down counter us	ing T flip-flop
	7.5
Define ring counter	2 .
,	
	low ripple counter works? how state diagram of 3 bit up/down counter. Design 3 bit up/down counter us Define ring counter

Q.9 Write short notes on any two of the following:

(6.25x2=12.5)

(i) RAM & ROM

(ii) PLA

(iii) Modulo counters



(6) P.T.O.

## **END TERM EXAMINATION**

SECOND SEMESTER [BCA] MAY-JUNE 2019

Pa	per Code: BCA-106	Subject: Digital Electronics	
Tir	me: 3 Hours	Maximum Marks: 7	
N		ncluding Q.no.1 which is compulsory. unit. Assume missing data if any.	
Q1	<ul> <li>(a) Explain Parity Generation an</li> <li>(b) Explain Excess-3, BCD and equivalent gray code and als Binary code.</li> <li>(c) Perform the following convers <ul> <li>(i) (A3.1E)16 = ( )10</li> <li>(ii) (532.03)8 = ( )16</li> </ul> </li> <li>(d) Define fan-in, fan-out, proparameters.</li> <li>(e) What is a D flip flop? Show he flop?</li> <li>(f) Explain the working of Serial</li> </ul>	ngation delay, noise margin and voltage ow SR flip flop can be converted to D flip (3)	
		nit-I	
		110-1	
Q2	(a) Design the circuit of the Boole $Y = (\overline{A} + \overline{B})(A + \overline{C} + \overline{D})(A + \overline{B} + C)B$		
	<ul><li>(b) Why NAND &amp; NOR Gates are Gate can be implemented using</li><li>(c) Implement Ex-OR using NAND</li></ul>		
Q3	(a) Simplify the following Boolean $Y = \overline{AC(ABD)} + \overline{ABCD} + \overline{ABC}$	Equation using Boolean Algebra Laws: (	
	(b) Simplify the expression $\mathbf{F} = \Sigma_{\mathbf{m}}$	$(0,2,3,6,7) + \Sigma_d (8,10,11,15)$ using the	
	K-Map method.	(4)	
	<ul> <li>(c) Express the function Y = A + I</li> <li>(i) Canonical SOP form</li> <li>(ii) Canonical POS form</li> </ul>	3C in both: (4.5)	
	Uni	t-II	
Q4	(a) Design a Full Adder Circuit using two Half Adders.  (b) Design a 1:8 DMUX Circuit. How a 16:1 MUX can be designed using two 8:1 MUX and one OR Gate?  (c) What is an encoder? Discuss the design of 8:3 (octal to binary) encoder.  (4.5)		
Q5	function using Multiplexer. $F(A,B,C,D) = \Sigma_m (0,1,0)$		
		Subtractor with controlled inverter and	
	explain its working.	(6)	

### Unit-III

Q6	(a) Differentiate between Combinational and Sequential circuit. Design a S-R latch using 2 input NOR gates.  (b) What is Race-Around Condition and how it can be eliminated in Master-Slave JK Flip Flop?  (6.5)
Q7	<ul> <li>(a) What are Shift Registers? The content of a 4-bit shift register is initially 1101. The register is shifted 4 times to the right with the serial input being 101101. What will be the final content of the register after all the 4 shifts are over?</li> <li>(b) Explain in detail the construction and working of Universal/Bi-Directional shift register.</li> <li>(6.5)</li> </ul>
	Unit-IV
Q8	(a) What is MOD 6 counter? Draw its state diagram and circuit. (6) (b) Draw and Explain the working of ripple counter. (6.5)
Q9	(a) Differentiate between RAM and ROM. (b) Explain Johnson counter with truth table and clock pulses. (c) Draw and explain Asynchronous 3 bit up/down counter. (4) (4.5)
	******

\*\*\*\*

## **END TERM EXAMINATION**

Third Semester [BCA] January-February 2023		
Paper Code: BCA-203	Subject: COMPUTER ORGANIZATION AND ARCHITECTURE	
Time: 3 Hours	Maximum Marks: 75	
	n all including Q.No.1 which is compulsory.	
Select one	question from each unit	
OR function using only (b) Differentiate De-Multip (c) What is instruction cy- basic computer? (d) What is virtual memory	R gates known as Universal Gates? Realize Ex- NAND gates. lexer and decoder. cle? Draw a flowchart for instruction cycle of a y and how does it works? of SIPO over SISO. Discuss their applications.	
Q2. (a) Draw K-Map and simp	UNIT-I lify the following expression:	
$f(P, Q, R, S) = \Sigma m$	0, 1, 4, 5, 7, 8, 9, 12, 13, 15) [6.5]	
(b) Design a full adder usi	ng two half adder and OR gate. [6]	
Q3. (a) Reduce the following B	oolean expression using Boolean laws.	
Y=AB+A'B+AB'+(AB	' and also design using basic logic gates. [6.5]	
(b) Design a 3:8 decoder u	sing basic logic gates. [6]	
	UNIT-II	
Q4. (a) What is shortcoming i removed. Describe its	n J-K flip flop? Explain how its shortcoming is operating principle. [6.5]	
, , , <u> </u>	ous counter and draw output waveform. [6]	
Q5. (a) Describe the operation help of block diagram.	n of 4- bit bidirectional shift register with the [6.5]	
(b) Realize D type flip-flop	using J-K flip flop. [6]	
Q6. (a) Explain instruction expression: X=(A+B)-(	formats and its types using the following C+D). [6.5]	
(b) What is register tr example.	ansfer language? Explain with the help of [6] P.T.O.	

BCA-203

- Q7. (a) Explain the different types of addressing modes in basic computer. [6.5]
  - (b) What is meant by micro-operation? Explain the term selective set, selective compliment, selective clear micro operation? [6]

#### **UNIT-IV**

- Q8. (a) What is asynchronous data transfer? Explain different methods of asynchronous data transfer. [6.5]
  - (b) What is DMA? Draw and explain the DMA controller in details. [6]
- Q9. Write short notes on the following:1. Cache Memory 2. Auxiliary Memory 3. Associative Memory 4. EPROM
  5. RAM

BCA-203 :