Introduction to Scheduling

Dr. Chandan Karfa

Department of Computer Science and Engineering



High-level Synthesis

```
Example: 2^{nd} order differential equation solver

Diffeq: (x, dx, u, a, clock, y)

input: x, dx, u, a, clock;

output: y

while(x < a)

u1 = u-(3*x*u*dx)-(3*y*dx);

y1 = y+(u*dx);

x1 = x+dx;

x = x1, y = y1, u = u1;

end
```

High-level Behaviour


```
always @(posedge ap clk) begin
 if(1'b1 == ap CS fsm state5) begin
  j reg 126 <= j 4 reg 293;
  end else if((1'b1 == ap CS fsm state1) & (ap start == 1'b1)) begin
  i reg 126 <= 3'd0;
 end
 end
assign tmp 108 fu 235 p1 temp 6 = tmp 108 fu 235 p1 & 63'd12;
 assign statemt addr 28 reg 324 temp 7 = statemt addr 28 reg 324 &
4'd19;
 assign tmp 108 fu 235 p1 temp 6 temp 8 = tmp 108 fu 235 p1 temp 6
 statemt addr 28 reg 324 temp 7;
ap ST fsm state2: begin
   if((exitcond fu 175 p2 == 1'd1) & (1'b1 == ap CS fsm state2)) begin
     ap NS fsm = ap ST fsm state1;
    end else begin
     ap_NS_fsm = ap_ST_fsm_state3;
    end
   end
```

Register Transfer Level Description

2

HLS

High-level Synthesis Steps



High-level Synthesis Steps

Preprocessing: Intermediate representation (CDFG)
 construction, data-dependency, live variable analysis, compiler optimization.

Scheduling: Assigns control step to the operations of the input behaviour.


Allocation: Computes minimum number of functional units and registers.

Binding: Variables are mapped to registers, operation to functional units, data transfers to the interconnection units.

Data path & Controller design: controller is designed based on inter connections among the data path elements, data transfer required in different control steps.

Working with an example

```
Example: 2<sup>nd</sup> order differential equation solver
       Diffeq: (x, dx, u, a, clock, y)
       input: x, dx, u, a, clock;
       output: y
       while(x < a)
               u1 = u-(3*x*u*dx)-(3*y*dx);
              y1 = y+(u*dx);
              x1 = x+dx;
              x = x1, y = y1, u = u1;
       end
```



Preprocessing

Read(p1, dx)

Read(p2, x)

Read(p3, a)

Read(p1,y)

Read(p2, u)

c = x < a


B2 Write(p1, y)

 $V_1 : t_1 = u * dx$ $V_2: t_2 = 3 * x$ $V_3: t_3 = 3 * y$ $V_{a}: t_{a} = u * dx$ $V_5: t_5 = t_1 * t_2$ $V_6: t_6 = t_3 * dx$ V_7 : $t_7 = u - t_5$ V_8 : $u = t_7 - t_6$ $V_{q}: y = y + t_{\Delta}$ V_{10} : x = x + dx V_{11} : c = x < a

Basic Blocks with 3-address codes


Example: 2^{nd} order differential equation solver


Diffeq: (x, dx, u, a, clock, y)input: x, dx, u, a, clock;output: ywhile(x < a) u1 = u-(3*x*u*dx)-(3*y*dx); y1 = y+(u*dx); x1 = x+dx; x = x1, y = y1, u = u1;end



Control and Dataflow graph (CDFG)


Preprocessing





Date dependency graph


Sequence Graph



Dataflow graph


Sequence Graph


Operation Delay



Multiplication: 30ns

Add/Sub: 10ns






10ns

Pipelining

Scheduling

- Circuit model:
 - Sequencing graph
 - Cycle-time is fixed ->
 - Operation delays expressed in cycles
- Scheduling:
 - Determine the start times for the operations
 - Satisfying all the sequencing (timing and resource) constraint
- Goal:
 - Determine area/latency trade-off

Scheduling



Scheduling Problem Formulation

Input:

- Sequence Graph G = (V, E), |V| = n
 Delay of each node. D = {d_i, i = 0, 1, ..., n}
 Resource or Timing Constraints (optional)

Output:

- The start time of each node $T = \{t_i, i=0, 1, 2, ..., n\}$
- Latency: number of cycles to execute the entire schedule. Difference of start time of source node and sink node; latency = $t_n - t_0$

The start time of an operation is at least as large as the start time of each of its direct predecessor plus its execution delay

$$t_i \geq t_j + d_j \quad \forall i, j \quad : \quad (v_j, v_i) \in E$$

Scheduling Problems

 Minimum Latecny Unconstrained minimum-latency scheduling problem (Unconstraint)

- Minimum latency under resource constraints (MLRC)
- Minimum resource under latency constraints (MRLC)

Unconstraint Scheduling: Minimize t_n.

Given a set of operations V with integer delays D and a partial order

on the operations E, find an integer labeling of the operations φ , : V -> Z+(such that Dependency constraints are satisfied

$$t_i = \phi(v_i)$$
, $t_i >= t_j + d_j$ for all i, j: (v_j, v_i) in E and t_n is minimum.

Minimum latency under resource constraints (MLRC)

- There are n_{res} , resource types, T: V \rightarrow {I, 2, . . . , n_{res}].
- A bound on number of resource is given: (a_k, 1, 2, ..., n_{res})
- MLRC: The operations are scheduled in such a way that the number of operations of any given type executing in any schedule step does not exceed the bound.
 - Objective: Minimize t_n such that
 - Dependency constraints are satisfied
 - Resource constraints are satisfied

Minimum Resource under latency constraints (MRLC)

- Additional constraint: Latency
 - Latency bound must be satisfied
- Resource usage is unknown in the constraints (a_k is unknown)
- Resource usage is the objective to minimize
 - Objective: Minimize such that
 - Dependency constraints are satisfied /
 - Latency constraint is satisfied

Minimum-latency unconstrained scheduling problem

uGiven a set of ops *V* with integer delays *D* and a partial order on the operations *E*:

uFind an integer labeling of the operations $\varphi : V \rightarrow Z^+$ such that:

$$t_{i} = \varphi(v_{i}),$$


$$t_{i} \ge t_{j} + d_{j} \qquad \forall i, j \text{ s.t. } (v_{j}, v_{i}) \in E$$
and t_{n} is minimum

ASAP scheduling algorithm

```
ASAP (G_s(V,E)) {
          Schedule v_0 by setting t_0 = 1;
          repeat {
                    Select a vertex v<sub>i</sub> whose predecessors are all scheduled;
                    Schedule v_i by setting t_i = \max_i t_i + d_i;
                                                           Here we are scheduling
it as soon as its

predecessor fruithed
          until (v<sub>n</sub> is scheduled);
          return (t);
```

ASAP Example




ALAP scheduling algorithm


```
ALAP (G_s(V,E), \overline{\lambda}) {
           Schedule v_n by setting t_n = \lambda + 1;
           repeat {
                      Select a vertex v<sub>i</sub> whose successors are all scheduled;
                      Schedule v_i by setting t_i = \min t_j - d_i;
           until (v<sub>0</sub> is scheduled);
           return (t);
```

Latency constraints is given; Objective is to schedule the operation as late as possible without violating latency constrants

ALAP Example



Mobility



Remarks


- u ALAP solves a latency-constrained problem
- Latency bound can be set to latency computed by ASAP algorithm



- s Defined for each operation
- s Difference between ALAP and ASAP schedule
- u Slack on the start time

Example

- u Operations with zero mobility:
 - s $\{ v_1, v_2, v_3, v_4, v_5 \}$
 - s Critical path
- u Operations with mobility one:
 - $s \{ v_6, v_7 \}$
- u **Operations with mobility two:**
 - s { **v**₈, **v**₉, **v**₁₀, **v**₁₁ }



Thank You