

Part 1

Task 1-2: Creating an arbitrary PUF

1. The lower block used is the MUX with the process_delay, which was provided with the handout.




- 2. To take in a single challenge bit, another module named "singel_challenge.v" was created, which had the below-mentioned I/Os. The mux module was called twice within this module.
 - a. Input: 2-bit array "mux_in"
 - b. Output: 2-bit array "out"



c. A test bench was created to evaluate the module, which provided the working proof of this module.

```
Documents/project3/CSE598 Project3 Handout/project3 part1/modelsim$ ./run test tb single challenge/
# do load.do
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -batch -quiet tb_single_challenge -do "run -all; quit" -L 220model_ver
# Start time: 00:05:37 on Oct 21,2023
      # vsim -voptargs="+acc" -batch -quiet tb_single_challenge -do "run -all; quit"
# start time: 00:05:37 on Oct 21,2023
#
# run -all
# TIME 1, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: x
# TIME 2, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 2, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 4, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 5, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 6, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 7, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 7, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 9, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 9, Challenge: 0, MUX IN 1: 0, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 10, Challenge: 0, MUX IN 1: 1, MUX IN 0: 1, OUT1: 1, OUT0: 0
# TIME 11, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 0
# TIME 12, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 14, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 15, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 15, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 17, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 18, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 19, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 19, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 27, Challenge: 0, MUX IN 1: 1, MUX IN 0: 0, OUT1: 0, OUT0: 1
# TIME 28, Challenge: 1, MUX IN 1: 1, 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 29, Challenge: 1, MUX IN 1: 0, MUX IN 0: 1, OUT1: 0, OUT0: 1
# TIME 30, Challeng
```

- Next, the single_challenge module was called C_BITS times and was cascaded with a D-flip flop to obtain a single response module.
 - Input: C_BIT(the challenge bits required), Delay (parsed to the single_challenge module)
 - b. Output: A single bit response




- c. The above image describes the single_response module.
- d. A test bench, "tb_single_response", was created to verify the module which produced the following result.
 - . For this test bench, C_BIT=2 was considered along with a known 16-bit delay array was parsed, to verify the obtained and expected response easily.

```
cen598@cse420-VirtualBox:~/Documents/project3/CSE598_Project3_Handout/project3_part1/modelsim$ ./run_test tb_single_response
# do load.do
# .../
# Errors: 0, Warnings: 0

# vsim -voptargs="+acc" -batch -quiet tb_single_response -do "run -all; quit" -L 220model_ver
# Start time: 23:11:28 on Oct 14,2023
#
# run -all
# challenge: 00, Response: 0
# Challenge: 01, Response: 0
# Challenge: 10, Response: 1
# **Note: $stop : ../tb/tb_single_response.v(98)
# Time: 248 ps Iteration: 0 Instance: /tb_single_response
# Break in Module tb_single_response at ../tb/tb_single_response.v line 98
# quit
# End time: 23:11:29 on Oct 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
cen598@cse420-VirtualBox:~/Documents/project3/CSE598_Project3_Handout/project3_part1/modelsim$
```

- 4. For creating an arbitrary PUF, the single_response module was called R_BITS times.
 - a. The image below is the code for the arbiter puf module
 - b. For testing, a 4x4 configuration was set in the test bench, and the delay array was generated using the provided Python script.



```
# do load.do # ../
# Errors: 0, Warnings: 0

# vsim -voptargs="+acc" -batch -quiet tb_arbiter_puf -do "run -all; quit" -L 220model_ver
# Start time: 00:16:45 on Oct 21,2023

# run -all
# Challenge: 0000, Response: 1110
# Challenge: 0001, Response: 1110
# Challenge: 0011, Response: 1111
# Challenge: 0011, Response: 1111
# Challenge: 0011, Response: 1111
# Challenge: 0110, Response: 0111
# Challenge: 0110, Response: 0110
# Challenge: 1010, Response: 0110
# Challenge: 111, Response: 0110
# Challenge: 111, Response: 0110
# Challenge: 111, Response: 0110
# Challenge: 1110, Response: 1100
# Thau 1504 ps I teration: 0 Instance: /tb_arbiter_puf
# Time: 1504 ps I teration: 0 Instance: /tb_arbiter_puf
# Break in Module tb_arbiter_puf at ../tb/tb_arbiter_puf.v line 85
# utime: 00:16:46 on Oct 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
cen598gcse420-VirtualBox:-/Documents/project3/CSE598_Project3_Handout/project3_part1/modelsim$
```

Task 3: Harvester PUF

 A Python script name, part1task3.py (within the modelsim directory) was created to harvest responses from a 4-challenge, 32-response bit configuration. This python would run 16 time and parse the newly generted delay param to the harvester to for the computing hamming distance in Task4.

```
#!/usr/bin/python3
import sys
import subprocess
import csv
response list = []
    writer=csv.writer(file)
    for i in range(16):
         subprocess.call(["./delay.py","4","32","delay_params.v"])
result = subprocess.run(["./run_test","tb_harvest_crp"],capture_output=True
             ,text=True).stdout
         # print(result.split('# ** Note')[0].split('Response: '))
         data = result.split()
         # print(data)
         # print("Responses...:")
         response = [data[i+1] for i, word in enumerate(data) if word == 'Response:'
         response list.append(response)
         writer.writerow(response)
print(response_list)
```

• The harvested 16 challenge-response pairs were stored in a CSV file name table.csv.

Task 4: Computing the Hamming distance

 For calculating the hamming distance between for both single-chip and multi-chip, a python file name part1task4.py created

- Which reades the table.csv file to get the 16 columns, each column representing a single harvest
- Single-chip hamming distance was calculated by counting the difference in the positional bits of unique pair of response within a single column(that is ¹⁶C₂ total combinations) and averaging gave the result.
 - Each line prints the single-chip hamming distance for a single harvest.

```
ualBox:~/Documents/project3/CSE598_Project3_Handout/project3_part1/modelsim$ ./part1task4.py
0.4901041666666667
0.476302083333333335
0.49583333333333333
0.465625
0.50390625
0.4885416666666665
0.49583333333333335
0.4875
0.476302083333333335
0.4713541666666667
0.49609375
0.4856770833333333
0.48359375
0.4703125
0.48802083333333333
0.4916666666666664
      @cse420-VirtualBox:~/Documents/project3/CSE598 Project3_Handout/project3_part1/modelsim$
```

Part 2

Task 1: Creating a RO_basic block


The Basic structure of the RO block is a NAND Gate cascaded with 8 NOT Gates in the

- For testing using the "./run_test" script additional parameters were provided
- "not_gate "param is the total number of inverters within the RO_basic module.
- It is essential that the total inverter(including the NAND) remains an odd number.
- The "Keep" command is used to maintain those odd numbers of inverters, otherwise the compiler would try to cancel out an even number of inverted to minimise the no of resources for optimisation.

```
-module cyclone v top (
        /////// CLOCK ////////
                          CLOCK 50 B5B,
 3
        input
                          CLOCK 50 B6A.
 4
        input
 5
                          CLOCK 50 B7A.
        input
 6
        input
                          CLOCK 50 B8A,
 7
 8
        /////// CPU ///////
 9
        input
                          CPU_RESET_n,
10
11
        /////// KEY ///////
12
        input
                   [3:0] KEY,
13
14
        /////// LEDG ///////
15
        output
                   [7:0] LEDG,
16
17
        /////// LEDR ///////
18
                   [9:0] LEDR,
        output
20
        /////// SW ///////
21
                   [9:0] SW
        input
22
23
24
25
      // Your Logic Here
26
27
    FRO basic #(
28
29
        .not gate(9).
        .DELAY(1)) ro1(SW[0], LEDG[0]);
30
31
```

- For testing and verification purposes, the first methods done was deploying the RO_basic module on to the FPGA.
- It was done by calling the module from the cyclone_v_top script as shown in the figure below.
- Switch and LED were configured to set the input and the output respectively.

- The generated RTL schematic looks as shown in the figure below.
 - o A total number of 9 inverters were used for the ring oscillator




 However an additional NOT gate was cascaded with the ring oscillator for fully utilising all the 10 LUT within a single cell.



- The placement was achieved by changing the example.tcl file
 - running it using the Tools → 'tcl script" after it has been compiled
 - Making sure that the already complied and place wire were removed from the assignment editor.


```
location assignment LABCELL X11 Y2 NO -to
                                               "RO basic:ro1|
    location assignment LABCELL X11 Y2 N6 -to
                                               "RO basic:rol|
    location assignment LABCELL X11
                                     Y2 N12
                                                "R0
                                                    basic:ro1
    location assignment LABCELL X11
                                     Y2 N18
                                            -to "RO basic:rol|ring io[3]
    location assignment LABCELL X11
                                     Y2 N24 -to "R0
    location assignment LABCELL X11
                                     Y2 N30 -to
                                                "R0
                                                    basic:rol
    location assignment LABCELL X11
                                     Y2 N36
                                                "R0
                                            -to
                                            -to
    location assignment LABCELL X11
                                    Y2 N42
                                                "R0
                                                    basic:ro1|ring io[7]
                                            -to "RO basic:rol|ring io[8]"
set location assignment LABCELL X11 Y2 N48
set location assignment LABCELL X11 Y2 N54 -to "R0 basic:rol|ring io[9]
```

• This result in a column RO_basic module implementation as seen below, where the first LUT with the ALM cell can be seen as being the first (i.e. ring_io[0]) wire.



 Where as the last LUT, can be seen pointed towards its wire representation that is, the ring_io[9].

NOTE: the full utilisation of the LAB cell can be seen within the two images of the chip-planner.



- For testing the RO_basic block, a test bench name, "tb_RO_basic.v" wa created.
- From the output, the oscillation of the output can be observed → verifying the module.

```
69, enable:
70, enable:
71, enable:
                               R0 out:
                               R0_out:
                               RO_out:
TIME
TIME
        72, enable: 73, enable:
                               R0_out:
        74, enable:
                               RO out:
TIME
        75, enable:
                               RO_out:
TIME
       76, enable:
                               RO_out:
TIME
TIME
        77, enable:
                               RO out:
        78, enable:
                               RO out:
        79, enable:
                               RO_out:
                               RO_out:
RO_out:
RO_out:
TIME
       80, enable:
TIME 81, enable:
TIME
       82, enable:
TIME 83, enable:
TIME 84, enable:
                               RO_out:
                               RO_out:
RO_out:
RO_out:
TIME 85, enable:
TIME 86, enable:
       86, enable:
TIME 87, enable:
                               RO_out:
                               RO_out:
RO_out:
RO_out:
TIME 88, enable:
TIME 89, enable:
TIME 90, enable:
        91, enable:
                               RO_out:
TIME
       92, enable:
                               RO_out:
TIME
       93, enable:
                               RO_out:
TIME
                               RO out:
       94, enable:
        95, enable:
                               RO_out:
                               RO_out:
RO_out:
RO_out:
TIME
       96, enable:
TIME 97, enable:
       98, enable:
TIME
TIME 99, enable:
TIME 100, enable:
                               RO out:
                                 RO_out:
TIME 101, enable:
TIME 102, enable:
TIME 103, enable:
                                RO_out:
RO_out:
RO_out:
TIME
       104, enable:
                                 RO_out:
TIME 105, enable:
TIME 106, enable:
TIME 107, enable:
                                 R0_out:
R0_out:
                                 RO_out:
TIME 108, enable:
                                 R0_out:
                                 RO_out:
RO_out:
RO_out:
TIME 109, enable:
TIME 110, enable:
TIME 111, enable:
TIME
        112, enable:
                                 RO_out:
                                RO_out:
RO_out:
TIME 113, enable:
TIME
       114, enable:
TIME
       115, enable:
                                 RO out:
TIME 116, enable:
TIME 117, enable:
                                 R0_out:
                                RO_out:
RO_out:
RO_out:
TIME 117, enable: 1, TIME 118, enable: 1,
TIME 119, enable: 1,
** Note: $stop : ../tb/tb_RO_basic.v(29)
Time: 120 ps Iteration: 0 Instance: /tb_RO_basic
Break in Module tb_RO_basic at ../tb/tb_RO_basic.v line 29
quit
End time: 15:35:23 on Oct 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

Task 2

- "Counter_group.v" was filled with 2 MUXs (16:1) followed by a counter for respective MUXs.
 - A single MUX→ counter looks like

```
// MUX 1 implementation
assign mux_out_0 = R0_out[Cha0];

//Counter 1 implementation
always @(posedge mux_out_0 or posedge reset) begin
if (reset) begin
counter1 <= 4'h0; //Reseting the counter
end
else if (counter1 < 4'hf) begin
counter1 <= counter1 + 1; //increament the counter whenever mux_out
available
end
end</pre>
```


• Same was implemented for the second MUX followed by another counter

```
// MUX 2 implementation
assign mux_out_1 = R0_out[Cha1];

//Counter 2 implementation
always @(posedge mux_out_1 or posedge reset) begin
if (reset) begin
counter2 <= 4'h0; //Reseting the counter
end
else if (counter2 < 4'hf) begin
counter2 <= counter2 + 1; //increament the counter whenever mux_out
available
end
end
end</pre>
```

- Both the counters count till 4 bits, that is for 15 ticks and whichever finishes first produces either 0 or 1.
 - It is important to emulate the 16 different RO_basic modules that oscillated at a different frequency for a race condition between both the counters.
 - This can either be done by creating square-wave with different period so that, with the select bit parse to the MUX different conditions can be presented and verification of the counter_group be done.
 - The other was by using the vsim (a fellow coursemate, named Katy, helped me with setting up the vsim and showing how it's done)
- The image below describes the 3 boxes as 3 cases
 - Case 1 and 2: where counter 1 is faster, can be seen as the waveforms are more denser resulting in the response being 1

While case 3 has 2nd counter running faster then the first counter, resulting in a
 0-bit response.




Task 3 & 4:


- An intermediate module named, puf_single.v was created
 - o Input: reset, 4-bit for select of MUX 1 and MUX 2
 - Output: single response bit..


```
11 wire [15:0] RO out;
13 generate
     genvar i;
     for (i = 0; i < 16; i = i + 1)
     begin: RO basic int
       RO basic #(
         .not gate(9),
         .DELAY(1))
         .enable(~reset),
         .RO out(RO out[i])
     end
25 endgenerate
   Counter group counter grp inst(
     .reset(reset),
     .Cha0(Cha0),
     .Cha1(Cha1),
     .RO out(RO out),
     .Response(Response)
33);
34
```

 This module was called 4 times in the puf.v script to create RO PUF with 4 response bit, using a generate function block. The image below shows the hierarchy view of the process.



In total creating a total of 64 RO_basic modules.





 A TCL file was generated for placing all the RO module using a python script named part2task4.py. (failed)

NOTE: I was able to generate a RO PUF, and test it generation in the chip-planner and through RTL diagram but got stuck at the tcl placement and couldn't solve it within deadline.