


Introduction :-



ISA - CISC

RISC

→ Classes of Computers :-

1. Personal mobile
2. Laptops Desktop
3. Servers
4. Cluster of servers

→ Flynn's Classification - 4 types of computers

SISD :- Single Instruction Single Datastream


SIMD :- Single Instruction Multiple Datastream (Data level parallelism)

MISD :- Multiple Instruction Single Datastream

MIMD :- Multiple Instruction Multiple Datastreams

No such machine

1) SISD -

 $\{ I_i = \text{Instruction} \}$
 $x = \underbrace{a + b}_{\text{stored}}$

One instruction is performed at a time

2)

for (i=0 ; i<10 ; i++)

$$z[i] = x[i] + y[i]$$

eg Vector processor or GPU or SIMD

$$z[0] = x[0] + y[0]$$

;


$$z[10] = x[10] + y[10]$$

Executed in single

attempt by SIMD

but SISD will execute this in 10 times

3)



Increasing performance during execution time
or Improve execution time] — Increasing performance & decrease execution time

→ Measuring, Reporting & Summarizing

Assume program P is executed on Machine A & B

$$\frac{\text{Ex. Time}_A}{\text{Ex. Time}_B} = n = \frac{\frac{1}{\text{Performance}_A}}{\frac{1}{\text{Performance}_B}}$$


one task
1 response time
multiple task
(throughput)

$$\text{Performance}_B = n \cdot \text{Performance}_A$$

Type of program

- Benchmark program - P → used to test machines
- Toy programs - can't be used to test
- Kernels -
- Artificial - Biased programs

Set of benchmark programs = Benchmark Suite.



SPEC WEB :- Web Server

TPC-A | TPC-B | TPC-D (Transaction Processing council)

Eg →	P_1	P_2	P_3	Sum of execution time (S.E.T)	(sum of weighted ex. time) SWET
A	$10 \times \frac{1}{10} + 8 \times \frac{1}{8}$		$25 \times \frac{1}{25}$	= 43	3
B	12	9	20	= 41	3.125
C	$8 \times \frac{1}{10}$	$8 \times \frac{1}{8}$	$30 \times \frac{1}{25}$	= 46	3

Reference machine :- We compare B with A & C with A & then compare B with C

According to SET, $(Perf)_B > (Per)_A > (Per)_C$

But ,with SWET

$$\frac{\text{Exec Time A (reference)}}{\text{Exec Time B}} = \frac{\text{Exec Time C}}{\text{Exec Time B}} = \frac{3}{3.125} = 0.96$$

Used in SPEC benchmarks

Geometric mean Comparison

$$A = \frac{(10 \times 8 \times 25)}{y_3} = 12.6$$

$$B \quad (12.9 \times 20)^{1/3} = 12.93$$

$$C = (8 \times 8 \times 30)^{\frac{1}{3}} = 12.43$$

Prog. 3 is taking much time
as compare to 2 & 1. ^ due to
memory or CPU time
∴ we multiply it by a no.

Program A 25x0.6 Program B 20x0.6 Program C 14.30x0.6

The multiplication of 0.6 with prog 3 will have no effect on geometric mean, either it is multiplied by prog 1 or 2

So Remove the const. value from geometric mean

According to geometric mean, $(Pr)_c > (Per)_A > (Perf)_B$

S.E.T	S.W.E.T	G.M
x	✓	✓

Require reference m/c

No reference m/c

There is no optimal method to measure performance of machines.

Eg-2	A	B	C	$(M/c \text{ c})_{\text{Perf}} > (M/c)_{\text{A}}$
P ₁	1	10	20	
P ₂	$\frac{1000}{(1 \times 1000)^{\frac{1}{2}}}$	$\frac{100}{(1000)^{\frac{1}{2}}}$	$\frac{20}{(400)^{\frac{1}{2}}}$	

Now we want to execute 100 times P₁ program for 1 P₂ program

	A	B	C
total time	1100	1100	2020

↑ Failure of GM approach

→ Quantitative Principles of Computer design :-

Principle 1 - Take advantages of parallelism


- Instructions
- Instruction level Parallelism
- Hardware

2. Locality of Reference (program tends to use data & instructions they have recently accessed item after item likely to be accessed in near future)

- Temporal LOR used recently.

- Spatial LOR → whose address are near one another tends to be referenced close together in time

3. Focus on common Case



total time

M/c A 10 multiplier + 1 adder $10 + 90 = 90$

M/c B 1 multiplier + 10 adder $10 + 9 = 19$

$$\frac{(Ex)_A}{(Ex)_B} = \frac{90}{19} = 4.$$

Speedup = Perf. of entire task using the enhancement

classmate

Date _____
Page _____

Perf. of entire task without using enhancement

→ Amdahl's law :- performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time which can be used.

Case 1 : 100 units


100 units of time → the faster mode can be used

Case 2 : 55 units time

50% | 50%
1 student 10 students

$$\frac{\text{Ex Time old}}{\text{Ex Time New}} = \frac{100}{55} = \frac{(\text{Perf})_{\text{new}}}{(\text{Perf})_{\text{old}}} = 1.818$$

$$\text{Performance enhancement} = 1.818$$



(S_E) Speedup Enhanced :- Using boosters to speedup (How we are enhancing)

$$(\text{Ex Time})_{\text{new}} = (\text{Ex Time})_{\text{old}} \times \left[(1-F_E) + \frac{F_E}{S_E} \right]$$

$$\text{eg } (\text{Ex Time})_{\text{new}} = 100 \left[(1 - 0.5) + \frac{0.5}{10} \right] = 55$$

$$\rightarrow \text{Speed up } \left(\frac{1}{S_E} \right) = \frac{1}{(1-F_E) + \frac{F_E}{S_E}}$$

Speedup Enhanced : Time of original mode

$$\frac{1}{1 - 0.5 + \frac{0.5}{10}} = 55$$

Fraction of the computation time in the original machine that can be converted to take advantage of enhancement.

Fraction enhanced ≤ 1

Case 1 :-



$\Rightarrow 90\% \text{ Addition \& } 10\% \text{ Multiplication}$

10 multipliers & 1 adder = 91 units of time

Case 2 :- 1 multiplier & 10 adder = 19 units of time

(Using principle of focus on common case)


Speedup (multiplication)

1/10/19 10:11

Relationship of speed up to:

A enhance in speedup, the total system has to be increased.
 When speedup is 1, time cannot be less than $(1-F_E)$

Ques Suppose that we want to enhance the processor used for user operation. The new processor is 10 times faster in computations in user operations than the original processor. Assuming that the original processor is busy with computation for the time t is waiting for user input 60% of time, what is the overall speedup gained by incorporating enhancement.



$$F_E = 0.4$$

$$S_E = 10$$

$$\text{Speedup} = \frac{1}{(1-F_E) + \frac{F_E}{S_E}} = \frac{1}{1-0.4 + \frac{0.4}{10}} = \frac{100}{64} = 1.562$$

Ques Suppose you want to achieve a speedup of 90 with 200 processors, what fraction of the original computation can be sequential.

$$\text{Speedup} = \frac{1}{1-F_E + \frac{F_E}{S_E}}$$

$$90 = \frac{1}{1-F_E + \frac{F_E}{200}}$$

$$1 - F_E + \frac{F_E}{200} = \frac{1}{90}$$

$$\Rightarrow F_E = 0.9938$$

$$F_E = 99.38\%$$

$$\text{Speedup (addition)} = \frac{1}{1 - 0.9 + \frac{0.9}{10}}$$

$$\text{Speed up (multiplication)} = \frac{1}{1 - 0.9 + \frac{0.1}{10}}$$

→ Limitation of Speed up :-

To enhance a system, the entire system has to be enhanced.

Max speedup Ex. Time cannot be less than $(1 - F_E)$


Ques Suppose that we want to enhance the processor used for web operations

The new processor is 10 times faster on computation in web operations

than the original processor. Assuming that the original processor is busy with computation $\frac{40\%}{60\%}$ of the time & is waiting for I/O $\frac{60\%}{40\%}$ of time

what is the overall speedup gained by incorporating enhancement.

Sol'n



$$F_E = 0.4$$

$$S_E = 10$$

$$\text{Speedup} = \frac{1}{(1 - 0.4) + \frac{0.4}{10}} = \frac{1}{1 - 0.4 + 0.04} = \frac{100}{64} = 1.562$$

Ques

Suppose you want to achieve a speedup of 90 with 200 processors

what fraction of the original computation can be sequential.

Sol'n

$$\text{Speedup} = \frac{1}{1 - F_E + \frac{F_E}{S_E}}$$

$$90 = \frac{1}{1 - F_E + \frac{F_E}{200}}$$

$$1 - F_E + \frac{F_E}{200} = \frac{1}{90} \Rightarrow F_E = 0.9938$$

$$F_E = 99.38\%$$

Ques

100 instructions

1. Additions - 25% → 10

2. Multiplication - 30%, → 20

boasters

3. Division - 15% - 5

4. Others

$$S_A = \frac{1}{(1-0.25) + \left(\frac{0.25}{10}\right)} = \frac{1}{0.75 + 0.025} = \frac{1}{0.775} = 1.290$$

$$S_B = \frac{1}{(1-0.3) + \left(\frac{0.3}{20}\right)} = 1.398$$

$$S_C = \frac{1}{(1-0.15) + \left(\frac{0.15}{5}\right)} = \frac{1}{0.85 + 0.03} = 1.236$$

total speedup = 2.702

M-2

$$\frac{1}{0.3 + \frac{0.25}{10} + \frac{0.30}{20} + \frac{0.15}{5}} = 2.702 = \text{speedup.}$$

$$= \frac{100}{64}$$

$$= 1.562$$

Ques If 85% of operations in a parallel prog. must be performed sequentially.
What is the max^m speedup achievable.

$$F_C = 0.75$$

Sol^y

$$\text{Speedup} = \frac{1}{1-0.75 + \frac{0.75}{S_E}} = 4$$

Sequentially - which is not enhanced.

→ Speedup is unitless

(Speedup v/s percentage)

	Old M/c	New M/c
prog A	100	70
Speed up =	$\frac{\text{Ex Time Old}}{\text{Ex. Time New}}$	$= \frac{100}{70} = 1.428$

$$\frac{\text{perf}_{\text{new}} - \text{perf}_{\text{old}}}{\text{Perf}_{\text{old}}} = \text{percentage change}$$

$$= \frac{\% \text{Ex. Time}_{\text{new}} - \% \text{Ex. Time}_{\text{old}}}{\% \text{Ex. Time}_{\text{old}}} = \frac{\% 70 - \% 100}{\% 100} = \cancel{\%} 0.428$$

$$\% \text{age} = 42.8\%$$

→ Processor Performance Equation

$$T \propto \frac{1}{F} \Rightarrow \text{clock cycle time} = \frac{1}{\text{Clock cycle speed}}$$

CPU time :- time require to execute a program

$$= \text{clock cycles for a program} \times \underset{\substack{\downarrow \\ \text{Ic} \times \text{CPI}}}{\text{clock cycle time}}$$

$$\text{eg CPU time} = 100 \text{ cycle} \times 1 \text{ ns} = 100 \text{ ns}$$

prog A
↓

n instructions \rightarrow Ic (Instruction Count)
(Instruction path length)

$$\text{CPI} = \text{Clock cycles per instruction} = \frac{\text{clock cycles for a program}}{\text{Ic}}$$

∴ $\boxed{\text{CPU time} = \text{Ic} \times \text{CPI} \times \text{clock cycle time}}$

Unit = CPU time

classmate
Date _____
Page _____


Clock cycle time - Hardware technology & organisation
CPI - Organisation & Instruction Set Architecture
IC - Compiler technology & SSA -

classmate
Date _____
Page _____

	M/C A	M/C B
cycle time	500	104
instructions / sec	100	100
$CPS = \frac{500}{100} = 5$	$\frac{104}{100} = 1.04$	

so 0.428 ~~XXXX~~

fc : Depend on the user, less no. of instructions leads to good program (CPU time)
CPS : Same Hardware but difference in architecture




$$\text{Max }^{th} \text{ speedup achievable} = \frac{1}{(1-0.33) + \frac{0.33}{\infty}} = \frac{100}{66}$$

If all part is enhanced then

$$\text{Max }^{th} \text{ speedup achievable} = \frac{1}{\frac{33}{\infty} + \frac{33}{\infty} + \frac{33}{\infty}} = \infty$$

To improve the CPU time, you have to enhance all the factors ~

→ det for any Program A



$$\text{CPU time} = \sum_{i=1}^n I_{C_i} \times CPI_i \times \text{Clock cycle time}$$

$$\text{Overall CPI} = \frac{\sum_{i=1}^n I_{C_i} \times CPI_i}{I_C} = \sum_{i=1}^n \left[\frac{I_{C_i}}{I_C} \right] \times CPI_i$$

$\left[\frac{IC_i}{SC} \right]$ gives %age of i^{th} instruction

→ If we are comparing 2 machines by their CPU time, then
 speedup = $\frac{\text{CPU time old}}{\text{CPU time New}}$

Ques Suppose you have 2 implementations of the same IS architecture.

M/c A has a clock cycle time of 50ns & CPI of 4.0 for some program X. M/c B \rightarrow CPI = 2.5, clock cycle time = 65ns for the same program. Which machine is faster & by how much?

$$\text{CPU time}_A = IC \times 50 \times 4 = 200 \text{ ns}$$

$$\text{CPU time}_B = IC \times 65 \times 2.5 = 162.5 \text{ ns}$$

M/c B is faster than M/c A

$$\frac{\text{CPU time}_A}{\text{CPU time}_B} = \frac{200}{162.5} = 1.230$$

Hence M/c A is 1.23 times slower than M/c B

Ques Consider a M/c A for which following performance measures were recorded when executing a set of benchmark programs. Assuming the execution of benchmark programs what is the overall CPS of m/c A.

Instruction type	% of occurrence	CPI
ALU	35	1.0
L&S	20	3.0
Branch	40	4.0
Other	$\frac{5}{100}$	5.0

$$\begin{aligned}
 CPI &= 0 \cdot \frac{35}{100} + 1 \cdot \frac{20}{100} + 3 \cdot \frac{40}{100} + 4 \cdot \frac{5}{100} \\
 &= \frac{35 + 60 + 160 + 25}{100} = \frac{280}{100} \approx 2.8
 \end{aligned}$$

→ CPU Time :- $T_{CPU} = CPI \times CPS \times Cycles$

I_{PC} = Instruction per clock

$$\text{Performance} = \text{Clock Speed} \times \frac{\text{I}_{\text{PC}}}{\text{IC}}$$

$$CCT \propto \frac{1}{\text{Clock Speed (GHz)}}$$

Ques My New laptop has an I_{PC} i.e. 20% worse than my old Laptop. It has a clock speed i.e. 30% higher than the old one. I am running the same binaries on both machine. What is the speedup of new laptop

Soln

$$\text{Speedup} = \frac{ExTime_{\text{Old}}}{ExTime_{\text{New}}} = \frac{(Perf)_{\text{New}}}{(Perf)_{\text{Old}}}$$

$$\begin{aligned}
 &= \frac{1.3 \times \text{Clock Speed}_{\text{Old}} \times 0.8 \times I_{\text{PC}}_{\text{Old}} / IC}{\text{Clock Speed}_{\text{Old}} \times I_{\text{PC}}_{\text{Old}} / IC} = 1.04
 \end{aligned}$$

→

I_{PC}

CPS

Equal No. of clock cycles

i.e. all program finishes in equal no. of clock cycles.

When all work Equal no. of instruction is considered.

$$\text{Arithmetic Mean of IPCs} = \frac{1}{\text{HM of CPIs}}$$

$$\text{AM of CPIs} = \frac{1}{\text{HM of IPCs}}$$

$$\text{GM of IPCs} = \sqrt{\text{GM of CPIs}}$$

→ My New laptop has a clock speed = 30% higher than old one. & running the same binaries on both PC. their IPCs are listed below -

	P ₁	P ₂	P ₃	
Old IPC	1.2	1.6	2.0	find speedup of new laptop.
New IPC	1.6	1.6	1.6	

$$\underline{\text{Soln}} \quad (\text{Perf})_{\text{New}} = \frac{1.3 \times \text{clock speed}_{\text{old}} \times \text{IPC}_{\text{new/PC}}}{\text{clock speed}_{\text{old}} \times \text{IPC}_{\text{old/PC}}}$$

Using AM's -

$$\text{AM of IPC}_{\text{new}} = 1.6$$

$$\text{AM of IPC}_{\text{old}} = 1.6$$

$$\therefore \text{Speedup} = 1.3$$

Using GM.

$$\text{GM of IPC}_{\text{new}} = 1.6$$

$$\text{IPC}_{\text{old}} = 1.57$$

$$\text{Speedup} = 1.32$$

Ques

Soln

Power vs Energy

$$\text{power} = \text{Dynamic Power (D)} + \text{Leakage Power (L)}$$

$$\text{Dynamic Power} \propto \text{Activity} \times \text{capacitance} \times V^2 \times f$$

↓ ↓ ↓
Voltage freq.

$$DP \propto V^2 f$$

Activity = No. of transistors switches

when machine is in ideal state, Activity = 0 $\Rightarrow DP = 0$

$$\text{Leakage Power} \propto f(I_C, f, V) = T \times I_C \times V$$

↓ ↓
leakage current voltage

when system is doing nothing but consuming power = leakage power

$$\text{Energy} = \text{power} \times \text{time}$$

Ques Processor A consumes 1.2 times the power of processor B. But finishes the task in 30% less time. Which processor is better.

Soln

	A	B
Power	$1.2W$	W
time	$0.7t$	t

$$\text{Energy}_A = (1.2 \times 0.7) Wt = 0.84 Wt = 0.84 \text{ Energy}_B$$

processor A less energy than processor B

1 A = 1000 miliamp

to expectation
so no change the freq.



$$\rightarrow \text{Power} = \text{DP} + \text{LP}$$

$$\text{DP} \propto V^2 f$$


$$\text{LP} \propto \text{f}_c \text{WTC}$$

(say.)

↓
No of transistor

DFS (Dynamic Frequency Scale)
(- frequency can change)

Example A →



as freq = half, time = double


i. New Energy = $62.5 \times 200 = 12500$

Old Energy $\rightarrow 100 \times 100 = 10000$

$E_{\text{new}} = 1.25 E_{\text{old}}$

Here power is reduced but time increases so overall Energy ↑

DVFS :- Dynamic Voltage Frequency Scale



$$\text{New power} = 77.5$$

$$\text{New time} = 110 \text{ ns}$$

$$\frac{\text{New Energy}}{\text{Old}} = \frac{77.5 \times 110}{10000} = 85.25$$

$$\text{Energy}_{\text{New}} = 0.85 \text{ Energy}_{\text{Old}}$$

Ques For a processor running at 100% utilization at 100 watts. 20% of power is attributed to leakage. What is the total power dissipation when the processor is running at 50% utilization.

SOLN $\Delta P \propto \underset{\downarrow}{\text{Activity}} \times \text{capacitance} \times V^2 \times f$

$$A \rightarrow 100\% \text{ utilization}$$

$$100 \text{ watts}$$

$$B \rightarrow 50\% \text{ utilization}$$

$$20\% \text{ leakage}$$

(Activity = Utilization)

$$P = D + L$$

$$\Rightarrow 80 + 20$$

$$\hookrightarrow 80 \text{ watts for } 100\% \text{ utilization}$$

$$\text{for } B, P = D + L$$

$$= \frac{80 \times 50}{100} + 20$$

$$= 60 \text{ watts}$$

Ques If processor A consumes 1.4 times the power of processor B but finishes the task in 20% less time. Which processor would you pick

- (a) If you were constraint by power requirements — processor B
- (b) If you were trying to minimize energy — processor B
- (c) If you were trying to minimize response time — processor A

A

B

SOLN

Power	1.4W
-------	------

W

Time	0.8t
------	------

t

Energy	$1.4 \times 0.8 Wt$ $= 1.12 Wt$
--------	------------------------------------

Wt

Ques Processor A at 1 GHz consumes 80 watts of dynamic power & 20 watts of leakage power. It completes a program in 20 sec.

- (2100) a) what is the energy consumption if I scale freq. down by 20%
 (1425) b) what is the energy " " freq. & voltage down by 20%

Soln

$$\text{Initial freq} = 1 \text{ GHz}$$

$$\Delta \text{Power} = 80 \text{ Watts}$$

$$I \text{ Power} = 20 \text{ Watts}$$

$$a) \text{ freq } \downarrow \text{ by } 20\%$$

$$\text{freq} = 0.8 \text{ GHz}$$

$$I \text{ Power} = 20 \text{ Watts}$$

$$\Delta \text{Power} = 0.8 \times 80$$

$$\text{Power} = \Delta + L$$

$$= 64 + 20 = 84$$

$$\text{Energy} = P \times t$$

$$= \frac{84 \times 20}{0.8} = 2100$$


$$b) \text{ freq \& voltage } \downarrow \text{ by } 20\%$$

$$\Delta \text{Power} =$$

→ Instruction set Architecture

CISC :- Complex Instruction Set Computer

Machine Instruction




RISC : Reduced Instruction Set Computer

- Smaller, Faster

CISC

- i) Small No. of instructions but wider



Only 40
instructions
required

RISC



100 instructions
to execute.

- Instruction size - small

- 2) Length of instruction - variable

- Constant length

- 3) There is no separate Load, store
instructions.

- Easily fit in pipeline structure.

1. How data is stored in a processor



Internal storage (Registers)

Based on internal storage, 4 type of ISA

i) Stack

ii) An Accumulator - ALU



iii) Register - memory architecture

iv) Register - Register Architecture

Eg

$$C = A + B \quad (A, B, C \text{ are stored in memory})$$

Stack	An accumulator	R-M	R-R
Push A	Load A	Load R ₁ , A	Load R ₁ , A
Push B	Add B	Add R ₃ , R ₁ , B	Load R ₂ , B
ADD	Store C	Store R ₃ , C	Add R ₃ , R ₁ , R ₂
Pop C			Store R ₃ , C






Memory Addressing

1 byte = 8 bit

Half word = 16 bits

Word = 32 bits

Double word = 64 bits




Big Endian

Little Endian

$a+①$ — offset
 $a+②$
 $a+③$

32 bit word



Addressing Modes

Eg $\text{Add } R_4, \#3 \rightarrow \text{Immediate}$

$\text{Reg}[R_4] \leftarrow \text{Reg}[R_4] + 3$

Add $R_4, R_3 \rightarrow \text{Register}$

$R_4 \leftarrow R_4 + R_3$

Add $R_4, (R_1)$ — Register Indirect
 Add $R_4, (1000)$ — Direct
PC-Relative addressing mode :-
 $\text{Add } R_4, 100(R_1)$
 displacement
 $(R_4 \leftarrow R_4 + \text{Mem}[R_1, 100])$

- # Types of Instruction :-
1. Arithmetic & logical Instruction
- Add, OR, AND, SUB
 2. Data Transfer
Load, store

3. System
4. Floating point operations
5. Decimal Operation
6. Strings
7. Graphics
8. Branch

- | | |
|-----------------------------|-----|
| 1. Load - 22% | 96% |
| 2. Conditional Branch - 20% | |
| 3. Compare - 16% | |
| 4. Add 7. MOVE | |
| 5. AND 8. CALL | |
| 6. SUB 9. Return | |

$I_1 \rightarrow PC \rightarrow CPU$

1 word = 32 bits = 4 bytes

$I_2 \quad PC = PC + 4$

$I_3 \quad PC = PC + 4$

⋮

⋮

⋮

I_n

if (cond.) then

Statement 1

else

Statement 2

$I_1 \rightarrow PC$

I_2

$PC = PC + 4$

X

can't execute

any statement
until CPU

specify which inst.
will execute.

double → ADD = 64 bit operation
 ADD = 32 bit operation

Pipelining :- Implementation technique in which there exist overlapping of instructions

1. Instruction Fetch (IF)




1. Instruction Fetch (IF)

2. Instruction Decode (ID)


3. Execution (EX)

4. Memory (Mem)

5. Write Back (WB)




eg) STORE B(R₁), R₄ = Only 4 clock cycle



WB not required, Store in work at Mem

BNZ R₃, L
 (Branch Not zero)




I, If ($x == 0$) then
 J₂ $x = x + 10$

2 clock cycle to detect either it is branch or not

else
 J₃ $x = x - 10$

Let there are N instructions to be executed by pipeline



Instruction level parallelism - SLP

$$CPI_{UN} = \frac{SN}{N}, CPI_P = \frac{N+4}{N}$$


($N \approx \infty$) $CPI_{UN} = 5$ $CPI_P = 1$

[CPI can never be less than 1]

$$CPI_{ideal} = 1 \text{ (Whatever be instruction)}$$

The objective of SLP is to make $CPI = 1$ i.e. for every clock, I have to execute one instruction

Irrespective of architecture, every instruction has to pass 5 clock cycle.



Latches | Buffers | Pipeline Registers → Used for temporal storage

Due to pipeline registers, instruction may take some extra clock cycle

~~Overhead~~ $CPI_s = 1$ but due to overhead $CPI_s = 1 + ?$

Ques An unpipelined processor with one clock cycle time = 1ns & it uses 4 clock cycles for ALU operations & 4 clock cycle for branch operations & 5 clock cycle for memory operations. The relative frequencies of this operation are 40%, 20% & 40% resp. Suppose due to clock ~~skew~~ skew & setup the pipeline processor adds 0.2ns overhead to the clock. What is the speedup of the pipeline processor.

Soln $\text{IC} = 100 \text{ (assumed)}$

Unpipelined

$$\text{CCT} = 1\text{ns}$$

$$\text{ALU} = 40\%$$

$$\text{Branch} = 20\%$$

$$\text{Memory} = 40\%$$

Pipelined

$$\text{CCT} = 1.2\text{ns}$$

Not given for pipeline


E. we assume $\text{CPI}_p = 1$

$$\frac{\text{CPU}_{\text{Old}}}{\text{CPU}_{\text{New}}} = \frac{\text{IC} \times \text{CPI}_{\text{UP}} \times \text{CCT}_{\text{UP}}}{\text{IC} \times \text{CPI}_p \times \text{CCT}_p}$$


$$\begin{aligned} \frac{\text{Overall}}{\text{CPI}} / (\text{CPI})_{\text{UP}} &= \sum_{i=1}^n \frac{\text{P}_i}{\Sigma \text{P}_i} \times \text{CPI}_i \\ &= \frac{40}{100} \times 4 + \frac{20}{100} \times 4 + \frac{40}{100} \times 5 \\ &\Rightarrow \left(\frac{160 + 80 + 200}{100} \right) = 4.4 \end{aligned}$$

$$\text{Speedup} = \frac{4.4 \times 1}{1.2 \times 1} = \frac{11}{3} = 3.67$$

speedup from pipelining = $\frac{\text{IC}_{\text{UP}} \times \text{CPI}_{\text{UP}} \times \text{CCT}_{\text{UP}}}{\text{IC}_p \times \text{CPI}_p \times \text{CCT}_p}$



Unpipelined



$$\therefore \text{speedup} = \frac{\text{CPI}_{\text{UP}}}{\text{CPI}_p}$$

for N instructions, $CPI_{UP} = \frac{SN}{N} = 5$, CPI_p (ideal) = 1


$$\therefore \text{speedup} = \frac{5}{1} = 5$$

If pipeline depth = 6, then speedup = 6

$$\boxed{\text{speedup} = \frac{\text{pipeline depth}}{1}}$$

If $CPI_p \neq CPI_{ideal}$

→ Hazards of Overhead :-



Types of Hazard -

1. Structural Hazard
2. Data Hazard
3. Control / Branch Hazards

I, IF ID EX MEM KIB

I₂ IF LD EX MEM WB

Due to some problems / Hazards

I,	IF	ID	EX	MEM	KIB	
I ₂	0	0	0	0	0	→ Bubbles (No O/P at sec)
	IF	ID	EX	MEM	WB	

Note : There is only one register which can hold data / cache.

1. Structural Hazard

	1cc	2cc	3cc	4cc	5cc	6cc	7cc	8cc
I ₁	IF	ID	EX	MEM	WB			
I ₂		IF	ID	EX	MEM	WB		
I ₃			IF	ID	EX	MEM	WB	
I ₄				IF	ID	EX	MEM	WB

The register which fetches the inst., store the data so same register is used in IF & MEM.

at time of 4 instruction, the same register can hold data as well as store data of I₁ inst. So I₄ instruction start at 7th cc.

This is structural hazard.

Structural hazard arises due to use of same device for more than 1 purpose.

$$\text{speedup} = \frac{\text{Pipeline depth}}{1 + (\text{stalls/bubbles})}$$

Solution of structural hazards :- Increment in resources.

2. Data Hazards :-

I₁ ADD R₄, R₁, R₂

I₂ ADD R₅, R₄, R₆

(I₁) Add
R₁, R₂ R₁+R₂
IF ID → EX MEM WB

so reading R₄, R₆ not allowed \Rightarrow bubble

(I₂) \rightarrow B B B

decoder will detect

Reading R₄, R₆

(old value of R₄)
not updated

ID EX MEM WB


dependency
at 5cc, data is available

Due to data hazards, I₂ finishes at 8cc


if there is bubble in pipeline, all will stop, no forward action.

If I_3, I_4 are independent just then at 9 & 10cc, these instruction finishes


Solution :- By passing or data forwarding



$$\begin{aligned}R_1 &= 10 \\R_2 &= 10 \\R_4(\text{old}) &= 90 \\R_6 &= 40\end{aligned}$$



point A & point B are same. so.



so old value is replaced by new value

∴ No bubble in Pipeline
→ Data forwarding

2. Delayed Instruction - but not very useful

Data forwarding is not applicable for load operations.

3. Control Hazards :-

$I_1 ; \text{ if } (\text{Condition})$

then / else

$$I_2 : R_4 = R_4 + 7$$


$$I_3 : R_5 = R_4 + 8$$

I_3

IF

$IF\ ID$

$I_1 \rightarrow IF\ ID\ EX\ MEM\ WB$



e.g. condition : $x == 0$

I_1 = Branched Inst.

I_2 =

I_3 = Branched Target Inst.

No jump / Untaken :- $PC = PC + 4$


$PC + 4$

+4

!

Apart from +4, then it is jump ie if $PC = PC + 8$ - Jump / Taken

So we have to remove I_2 from pipeline as this there is jump



No op at 6 & 7 cc. Outcome of I_1 come at 3cc so fetching of I_3 takes place at 4cc while fetching of I_2 takes place at 2cc only.

→ If we add a small ALU at decoding, then we can compute small operations at decode stage & fetching starts from 3cc.

- 3 ALU in pipeline :-
- 1. At fetching (for $PC = PC + 4$)
 - 2. At decoding (for small computations)
 - 3. Execution (for Computations)

Q How pipelining is implemented?

→ Techniques available for control hazards-

1. Flushing
2. Predicted - Untaken
3. Predicted - Taken
4. Delayed branches


1. Flushing :-

Br: I₁ → IF ID

I₂ IF → flushed down from pipeline

I₃ IF ----- FFC

2. Predicted - Untaken :- We assume that there is no jump. All instructions are executed line wise



both methods
waste
FFC

3. Predicted - taken :- We assume that there will always be a jump.

Br: I₁ → IF SD EX MEM

I₂ IF → switching to I₂

I₃, IF

If there is no jump, switch to I₂ & FFC is wasted.

4. Delayed branches :-

choice 1

Br: I₁ → SF SD

I₂ IF ID EX MEM WB


I₃ IF ID EX MEM WB

depending upon → I₂ | I₃
branching or Not

I_x = those instructions which are independent of branch instruction

I_x

Branch (c)



Pipeline Speedup = Pipeline Depth

+ Overhead / bubbles / stall due to Br.



Branch Frequency

Ques For a deeper pipeline (more than 5 stages), it takes atleast 3cc or 3 stages before the target address is known. & an additional 1cc for evaluating the branch condition. add the effective addition to CPI ideal arising from branches assuming the following frequencies

I 1. Unconditional branch - 4%

II 2. Conditional branch Untaken - 6%

III 3. " " taken - 10%

Schemes	I	II	III
1. flushing	2	3	3
2. predictive taken	2	3	2
3. Predictive Untaken	2	0	3

} Penalties

Soln CPI ideal = 1.1

effective addition ? 1 + ?

for flushing, effective addition = $\frac{2 \times 4 + 3 \times 6 + 3 \times 10}{100} = 0.56$

for PT, effective addition = $\frac{2 \times 4 + 3 \times 6 + 2 \times 10}{100} = 0.46$


for P.U.T, effective addition = $\frac{2 \times 4 + 3 \times 10}{100} = 0.38$

Prediction Techniques :-

→ Static Branch Prediction technique


- 1 bit predictor
- 2 bit predictor
- Correlating prediction
- Branch Target Buffer (BTB)
- Return Address
- MISI
- Value prediction ($x = a + b$)

→



Before running program you are scheduling instruction
that are to be executed.

(Suppose prog. is analyzed for 10 minutes & I_3, I_5
& I_7 are executed then only these inst will
be executed again & again.)



Mis prediction rates
= 3-25%


$I_1 : \text{if (condition)}$

then


I_2

else

I_3



We have to find before ID that I_1 will be taken or not.




If correct then it will execute else value in BHT for that address is changed & then next time I_3 will be executed.

(Branch History Table)

I,	0000	BHT
1010100111		1
Address		0
		1
		0
		1
		1
		0
	0111	0
		1
		0
		1
		1

← If prediction is wrong then its get changed.

Demerits



To avoid this, we can increase the buffer size. There is no information on what buffer size should be. To overcome this 1-bit branch prediction tech. is used.

while (1)

{ for (i=0; i<10; i++)

{ true

for (j=0; j<20; j++)

{ false

Predict Untaken :-

	i = 0 1 2 3 4 5 6 7 8 9 10
NT - 0	Actual outcome 1 1 1 1 1 1 1 1 1 0
T - 1	Predict - NT 0 0 0 0 0 0 0 0 0 0

1/11 is correct in this prediction technique

while (1)

{

 BRI
 for (i=0; i<10; i++)

 (if true)

 1/T

 (BRI)

 (false)

 0/NT

i = 0 1 2 3 4 5 6 7 8 9 10
actual outcome 1 1 1 1 1 1 1 1 1 0

 for (j=0; j<20; j++) P-NT- 0 0 0 0 0 0 1 0 0 0 0 0

 (BRI)

 1-bit

0 1 1 1 1 1 1 1 1 1 1 1

- 2/11, 2/21 = 28/32

→ 4 bit addressing ∵ 16 address in buffer

0000	00	BRI	10 bit	0111
:	01			
:	10			
11				
00				
01				
10				
11				


(00 = strongly not taken)

(01 = weakly not taken)

(10 = weakly taken)

(11 = strongly taken)

→ 2 bit prediction :-



buffer 00 → 11 → 11 11 → 10


again 10 → 11

↑ loop. ↑ 2nd loop
in 1 bit, 9/11 → 19/11
in 2bit, 10/11 → 20/11

$$\begin{aligned} \text{1st loop} - \frac{28}{32} &= 87\% \\ \text{2nd loop} - \frac{30}{32} &= 93\% \end{aligned}$$


starting with 00, 00 → 01 → 11 → 10

Starting pattern can be anything but ending pattern for is always 10.



saturating counter

n bits buffer



MSB = 1 → taken
MSB = 0 → Not taken

9 10
0

$\frac{1}{2}$
 $\frac{1}{2}$
 10/11 correct

BR1 if (aa == 2)
NT

BR1 if (bb == 2)
NT

BR1 if (cc == 2)
NT

1 bit & 2 bit predictions
fails in this example



→ Correlated predictor (m, n)

BR1
NT
0111
BR2
1110

If real outcome in BR1 is 1 then prediction
is wrong \Rightarrow flips 0 \rightarrow 1

Prediction is 1

= 87%

$\approx 93\%$

BR1: if (Q == 0) NT then | else

0111

X0

real for 0/1 case = 0
 $1 \rightarrow 0$

BR2: if (P \times Q == 0) then | else

1110

1

real outcome = 0

→ (m, n)

$m = \begin{cases} \text{last outcome of } m \text{ branches} \\ 2^m \text{ Branch History Table} \end{cases}$

$n = \begin{cases} \text{every slot is occupied by } n \text{ bit} \\ \text{binary value} \end{cases}$

BRD

BR1

BR2

BR3

B

eg (2,1)

$$2 \rightarrow \begin{cases} \text{Outcome of BR1 \& BR2 wrt BR3} \\ 2^2 = 4 \text{ buffer BHT} \end{cases}$$


if $m=1$, outcome of BR2 wrt BR3.

$$1 \rightarrow \{0, 1\}$$

eg (2,2)

$$2 = \begin{cases} \text{Outcome of BR1 \& BR2 wrt BR3} \\ 2^2 = 4 \text{ BHT} \end{cases}$$

$$2 \rightarrow \begin{cases} \text{00, 01, 10, 11} \\ \text{BRx} \end{cases}$$



consider only last branch outcome

i 1 2 3 4 5 6 7 8 9 10

Real \rightarrow BR1 NT NT NT NT NT NT NT NT NT

BR2 NT NT NT NT T T T T T T

this way be wrong.

1/100 = wrong.

(Not taken
then pred)

when $BR_1 = \text{Not taken}$, then BR_2 must be not taken according to
correlating predictor.

Which buffer g have to index ?

\rightarrow BR1 consider outcome of BR_x

det $BR_x = \text{taken}$

\therefore BR1 index to l buffer

det us take 0 is prediction for BR1 (not taken)

If $BR_1 = \text{taken}$ \therefore flip $0 \rightarrow 1$
(real outcome)

for BR_2 , index to l buffer

prediction for $BR_2 = NT$ but real outcome = taken \therefore flip $0 \rightarrow 1$

For next iteration, BR_2 is last branch for BR_1

$BR_x = \underline{\underline{NT}}$

\rightarrow eg
 $\begin{cases} g \\ l \end{cases}$


$B_1 : T, NT, T, NT, T$
 $B_2 : T, T, T, NT, NT$

5 times

B_2

$\begin{cases} g \\ l \end{cases}$

Predictor (\perp, \perp)	iteration	BR1		Actual outcome	Values in buffer	Prediction	Actual outcome
		prediction (buffer)	prediction				
	1	$\perp/0$	NT	T	0/0	NT	T
	2	$\perp/0$	NT	NT	0/1	NT	T
	3	$\perp/0$	NT	T	1/1	T	T
	4	$\perp/1$	T	NT	1/1	T	T
	5	$\perp/0$	NT	T	1/1	T	NT
	exit	$\perp/1$			1/0		



Working of Correlating predictor (\perp, \perp)

Representation of 1-bit predictor
 $\Rightarrow (0,1)$ correlating predictor

CLASSMATE

Date _____
 Page _____

$$BR_X = NT, BR_Y = NT$$


predictor (BR1)		Actual		BR2	
iter	predictor (buffer)	predictor	Actual	Predictor (buffer)	prediction
1	0/0/0/0	NT	T	0/0/0/0	0 NT
2	1/0/0/0	NT	NT	0/1/0/0	NT
3	1/0/0/0	NT	T	0/1/1/0	NT
4	1/1/0/0	NT	NT	0/1/1/1	T
5	1/1/0/0	T	T	0/1/1/1	T
exit	1/1/0/0			0/1/1/0	NT

Q-1 How many bits are in the (0,2) branch predictor with 4K entries?

Q-2 How many entries are in a (2,2) predictor with the same no. of bits. (Ans in ques 1)

→ Entries = slots

$$4K \text{ entries} = 4 \times 2^{10} \frac{\text{slots}}{\text{entries}} = 2^{12} \text{ entries}$$




(0,2) = 2bit predictor

(2,1) = Consult last 2 branches

- 4 buffers

- each slot of buffer is 0/1

Physically there is only one buffer



Soln $(0,2) \Rightarrow$ - buffer

- 4k entries = 2^{12} entries = 12 bits

- each entry = 3 bits {00,01,10,11}



$$\therefore 4 \text{ k entries} = 14 \text{ bits} = 2^3 \cdot 2^4 = 8 \text{ K}$$

$$2^3 = \text{branch address}$$


total 14 bits

$$2^3 \times 2^4 = 8 \text{ K}$$

$$2^3 \times 3 \times 4$$

(8 K)

for $(2,2)$ predictor



Q
#

The no. of bits in an (m,n) predictor = $2^m \cdot n \cdot (\text{Number of predictor entries})$

e.g. for $(4,2)$ predictor


selected by the branch address

→ 12 bit size buffer = 4K entries

→ Local predictor :-

5 times → for() → TTTTNT
↓ ↓
 11110

zones, 0, 1000
1110, 1110 1110 1110 1110 → No pattern of with 5 ones
4 ones




Post behaviour
of I_i is stored in
a buffer

if correct then don't change *

let us assume, NT as first prediction

1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0


11110 → 11101 → 11011 → 10111 → 01111 → 11110 → 11101 → 11011



for iteration, 95% - 100% predictions
are correct.

→ If I_i is influenced by itself → go for local predictor & if it is
influenced by other branches, go for global

Tournament Predictor





both predictors wrong
G

predictor 1
0 X

predictor 2
0 X


det. last Selection = G (assume)
Meta predictor = 00

again selecting G




eg predictor 1 predictor 2

0	0
0	1
1	0
0	1
0	1
01	0





For conditional inst.




→ Branch Target Buffer (BTB)

Only taken branches are in buffer.





Ex 1- 1cc 2cc 3cc 4cc 5cc
 $I_2 \rightarrow$ IF ID EX MEM WB

PC	Predicted PC
PC	PC + 8
PC + 32	PC + 32
PC + 1024	PC + 32




If I_2 address is present in table then only we can use BTB table otherwise go with a normal procedure.



find whether right one & update the buffer values.

IF



Inst. in buffer (BTB)	Prediction	Actual Outcome	Penalty
YES	T	T	0
YES	T	NT	2
NO	NT	NT	0
NO	NT	T	2

Ques


Determine the total branch penalty for BTB assuming the penalty cycles for individual mis prediction. Make the following assumptions about the prediction accuracy & hit rate.

- (i) Prediction accuracy is 90% (for inst. in the buffer)
- (ii) Hit Rate in buffer is 90% (for branches predicted Taken)

Soln


Hit Rate = 90 mstructions are present in buffer

↓
(all branches are taken)



$$\frac{90 \times 10 \times 2}{10000} + \frac{10 \times 100 \times 2}{10000} \Rightarrow 0.38$$

Ques is Hit Rate = 50% & prediction accuracy for branches in buffer = 50%.
 viii) Those branches Not in BTB, 50% = taken





$$\text{penalty} = \text{for BTB} \cdot \frac{50 \times 50 \times 2 + 50 \times 50 \times 2}{100 \times 100} = 1$$

$$P(\text{in buffer}, T) = \frac{1}{2} \times 2 \\ = (0.25 \times 2)$$

$$P(\text{in buffer, NT}) \times 0 \\ = (0.25 \times 0)$$

$$P(\text{Not in buffer, T}) \times 2 \\ = (0.25 \times 2)$$


$$P(\text{Not in buffer, NT}) \times 0 \\ = (0.25 \times 0)$$



1) latency

2) Initiation Interval

	L	II
ALU	0	1
FP Adder	3	1
FP Mul	6	1
FP D	24	25 *

Latency

(Not dependent)

```



    I1 → IF   ID   A1   A2   A3   A4   MEM   WB
    I2 → IF   ID   A1   A2   A3   A4   MEM   WB
      dependent on op of I1
  
```

(Dependent): I₂ → IF ID B B B, A₁ A₂ A₃ A₄ MEM


3 gap

Initiation Interval :-

In case of division, I₂ can't enter in (I-2S) when I₁ is present
 ∵ I₂ is dependent on I₁



* same register is used by 2 instructions.



→ Data Dependence & Hazards


Data Dependence

1) Data dependence or true data dependence


2) Anti-dependency { Name dependence

3) Output dependence

1) True Data Dependence :-




2) Anti Dependence :-



No data is transferred from I to J but there is dependency
ie if J is executed before I, value of F₂ will be updated which makes F₀ incorrect.

So first I is executed & then J

3) Output Dependence :-



RAR

(this is not a Hazard)

MULT D	F ₀	F ₄	F ₆
ADD D	F ₈	F ₄	F ₁₀

How to overcome this Hazards?

1] RAW :- reading of ~~first~~ 2nd inst. before writing of 1st inst.

MULT D	F ₀	F ₂	F ₄
ADD D	F ₆	F ₀	F ₈


Soln :- fill this by delayed inst.

$$x = a + b$$

$$y = x + z \rightarrow \text{delayed inst.}$$

2] WAR Hazard :-

This method is called Register Renaming



Soln :- 1) Replace F₂ → F_x in eqn 2

So replace all F₂ → F_x in all eqn except 1

2) Replace F_x → F_y in eqn ③ (Replace all F_x)

3) Replace F₈ → F_z in eqn ④ (Replace all F₈)

4) Replace F₆ → F_q in eqn ⑤



MULT D	F ₀	F ₂	F ₄
ADD D	F _x	F ₆	F ₈
SUB D	F _y	F ₄	F ₁₀
ADD D	F _z	F ₁₂	F ₄
SUB D	F _a	F ₂	F ₁₆

Advance pipelining

classmate

Date _____

Page _____



→ Advance pipelining

I → S/W Techniques | static scheduling
compiler Techniques

II → H/W Techniques | Dynamic Scheduling

I :- S/W Techniques

- Loop unrolling.
- Software pipelining
- VLIW
- predicate Instruction

II :- Hardware Techniques

- Score boarding
- Tomasula Alg
- Tomasula Alg + loops
- Tomasula Alg + ROB
- Tomasula Alg + ROB + VLIW

→ Compiler Techniques :-

- loop unrolling

for ($i=1$; $i<=1000$; $i++$)

$x[i] = x[i] + 10$

1000 times
loop unrolling

for ($i=1$; $i<=1000$; $i+=4$)

850 times
loop unrolling

Unrolled + times $x[0] = x[0] + 10;$ if 8 times then $\rightarrow 125$
 $x[4] = x[4] + 10;$
 $x[8] = x[8] + 10;$
 $x[12] = x[12] + 10;$

$\frac{1000}{125} = 8$ times complexity is reduced.

for ($i=0; i >= 0; i--$)

$$x[i] = x[i] + 5;$$


Assembly code

Loop : LD F_0, OLR_i
 ADD F_4, F_0 , F_2 → const. value
 SD $F_4, O(R_i)$

DADDI $R_1, R_1 \neq -8$

(branch Nd equal)

BNE R_1, R_2, Loop



IPR	IUR (Inst. Using Result)	Latency
(1) FP OP	FP OP	3
(2) FP OP	Store	2
(3) Load	FP OP	1
(4) Load	Store	0

-LD F_0, OLR_i → IF ID EX MEM WB → 1 gap


Add F_4, F_0, F_2 → IF -----

$x[i] = x[i] + 10$

LD F_0, OLR_i Stall	IF (1) (2)
Add F_4, F_0, F_2 Stall	IF (3) (4)
SD $F_4, O(R_i)$ Stall	IF (5)
DADDI $R_1, R_1 \neq -8$ Stall	IF (6) (7) → $i = i - 1$
BNE R_1, R_2, Loop	(8) (9) → $i >= 0$

- eq
- 1 - LD F₀, 0(R_i)
 - 2 - DADDUI R_i, R_i ± -8
 - 3 - ADD D F₄ F₀ F₂
 - 4 - stall
 - 5 - stall
 - 6 - SD F₄, -8(R_i)
 - 7 - BNE R_i, R₂, loop

avoided
by unrolling



Replace F₄ → F_B $x[i+2]$
F₀ → F_Y [LD F_B, -16(R_i)
ADD F_B, F₀, F₂
SD F_B, -16(R_i)] 6 CC

Replace F₄ → F_C $x[i+3]$
F₀ → F_Z [LD F_C, -24(R_i)
ADD F_C, F₀, F₂
SD F_C, -24(R_i)] 6 CC

DADDUI R_i, R_i ± -32 : 12 CC
BNE R_i, R₂, loop : 12 CC

∴ 27 CC for complete process.

(Gap utilized) [LD F₀, 0(R_i)
LD F_A, -8(R_i)
LD F_B, -16(R_i)
LD F_Z, -32(R_i)
ADD F₄, F₀, F₂
ADD F_A, F_X, F₂
ADD F_B, F_Y, F₂
ADD F_C, F_Z, F₂]


SD F_A, 0(R_i)
SD F_A, -8(R_i)
SD F_B, +16(R_i) (to adjust)
SD F_C, +24(R_i)
DADDUI R_i, R_i ± -32, 6 CC
BNE R_i, R₂, loop

∴ only 14 CC


Gap b/w load & Add = 1, consumed by 3 CC
 Add & Store = 2 " by 3 CC
 DADDUI & BNE = 1, consumed by 8 CC

Unrolled 3 times -


2. Software pipelining :-



So we execute the inst. in following way.



So transform the instruction in foll. manner



e.g. Loop LD F0, 0(R1) Unrolling 3 times

ADD F4, F0, F2

SD F4, 0(R1)

DADDUI R1, R1, #-8

BNE R1, R2, loop

② : LD F₀, 0(R₁)

ADD F₄, F₀, F₂

SD F₄, 0(R₁)

Protlogue { LD F₀, 0(R₁)
ADD F₄, F₀, F₂
LD F₀, -8(R₁) } ⇒ pattern - 3rd inst of i₁, 2nd of i₂ & 1st of i₃

i₁ : LD F₀, -8(R₁)

ADD F₄, F₀, F₂

SD F₄, -8(R₁)

Loop : SD F₄, 0(R₁)

ADD F₄, F₀, F₂

SD F₀, -8(R₁)

BADDUI R₁, R₂ ≠ -8

(2)
cba

i₂ : LD F₀, -16(R₁)

ADD F₄, F₀, F₂

SD F₄, -16(R₁)



BNE R₁, R₂, loop

SD F₄, -8(R₁) } ↑


ADD F₄, F₀, F₂ } epilogue

SD F₄, -16(R₁) } Renaming
is required

i₁ i₂ i₂ i₃





Software
pipelining



- Size of code is less in software pipelining than loop unrolling
- Register requirement is very less

To overcome the problem of nested loops, loop unrolling & software pipeline fails so we use trace scheduling.

Trace Scheduling :-




∴ to correct the value

$$\boxed{x = x - 20}$$

BK

→ VLIW (Very Long Instruction Word)



Let there are 2 ALU
 { ALU 1
 { ALU 2


I_1, I_2 are independent

At 3cc, ALU 1 is busy & ALU 2 is ideal

At 4cc, ALU 2 is busy & ALU 1 is ideal

↳ inefficient use of h/w

In VLIW, pairing of inst- is done. both I_1 & I_2 is issued at the same time with 2 fetching state & decoding state.



Multi issue processor

→ statically scheduled superscalar processor

→ VLIW

→ dynamically scheduled superscalar processor



Assembly code

eq
 $x = (a+b) + (c*d)$
 $b++;$

RAW	I ₁ : ADD	F ₁	F ₂	F ₃
	MUL			
RAW	I ₂ : ADD	F ₂	F ₃	F ₄
	ADD			
	I ₃ : ADD	F ₃	F ₁	F ₂
	MADDUI			
	I ₄ : ADD	F ₄	F ₄	+1
	ADD			

VLIW - 3 issue processor












NOP = No operation



Q Suppose we have VLIW that could issue 2 memory references, 2 FP operations & 1 integer operation per branch in every clock cycle.
 Show an unrolled version of loop. Unroll as many times as necessary to eliminate stalls.

Soln VLIW can issue 5 instructions but with constraints, it can issue only 2 memory operations, 2 FP & 1 integer or branch inst.

Loop:	LD ₁ , F ₀ , 0(R ₁)	ADD D ₁ , F ₄ , F ₀ , F ₂	SD ₁ , F ₄ , 0(R ₁)
	LD ₂ , F ₆ , -8(R ₁)	ADD D ₂ , F ₈ , F ₆ , F ₂	SD ₂ , F ₈ , -8(R ₁)
	LD ₃ , F ₁₀ , -16(R ₁)	ADD D ₃ , F ₁₂ , F ₁₀ , F ₂	SD ₃ , F ₁₂ , -16(R ₁)
	LD ₄ , F ₁₄ , -24(R ₁)	ADD D ₄ , F ₁₄ , F ₁₄ , F ₂	SD ₄ , F ₁₆ , -24(R ₁)
	LD ₅ , F ₁₈ , -32(R ₁)	ADD D ₅ , F ₂₀ , F ₁₈ , F ₂	B ₁ → BNE R ₁ , R ₂ loop
	LD ₆ , F ₂₂ , -40(R ₁)	ADD D ₆ , F ₂₄ , F ₂₂ , F ₂	SD ₅
	LD ₇ , F ₂₆ , -48(R ₁)	ADD D ₇ , F ₂₈ , F ₂₆ , F ₂	SD ₆
			SD ₇



∴ total 9cc VLIW taken to issue all instructions.

But in case of unrolling, 2cc is required. So most of hardware is ideal but in case of VLIW, all hardware is used efficiently.


TRACE SCHEDULING →

for ($i=0; i<3; i++$)
 $x[i] = x[i] + 10$


unrolling

$$\left. \begin{array}{l} x[0] = x[0] + 10 \\ x[1] = x[1] + 10 \\ x[2] = x[2] + 10 \end{array} \right\} \text{- Basic Block}$$


Single Basic Blocks - Execution of statement without any jump except at last statement sequentially

{
else {
 $y++$
 $y = y + y$
{
 $a = b + c$

}



Q How to Convert Multiple Basic Block into Single Basic Block?



After executing 100 times, note down the most frequent path of .

classmate
Date _____
Page _____

~~except at last statement~~

classmate

Date

Page

To fill latency

test = $y[i]$
 sum = sum + 10;
 $c[i] = c[x] + c[y]$;
 if (test > 0) then
 goto repair

single basic block

→ Head

repair \rightarrow 10°f

101

→ Predicate Instruction :-

```

graph TD
    If["if ()"] -- then --> Then["50%"]
    If -- else --> Else["50%"]
    Then --> Form["Predicate form"]
    Else --> Form
  
```

$$R_7 = \frac{1}{6} R_1$$

$$R_2 = R_3 + R_4 \quad (\text{Predicate on } R_7)$$

$$R_4 = R_5 + R_6 \quad (\text{Predicate on } R_i)$$

if ($R_1 = 0$) then

$$R_2 = R_3 + R_4 ;$$

else

$$R_U = R_5 + R_6 ;$$

→ Hardware Techniques :- (Dynamic Scheduling)

Data Hazards - RAW → MULT D F₀ F₂ F₄
 MULT D F₀ F₂ F₄ ← WAW ADD D F₁ F₀ F₃
 F₀ F₁ F₆ WAR → MULT D F₀ F₂ F₄
 ADD D F₂ F₆ F₈

All those Hazards Neglect Register is also known as Register Data Hazards


Memory Data Hazard :-

ADD₁
 SD₁
 LD₂
 ADD₂
 SD₂
 DADDUI

⇒

LD₁,
 LD₂,
 ADD₁,
 ADD₂,
 SD₁,
 SD₂,
 BNE



~~We can't bypass LD operation over store operation.~~



Compiler can't find this type of memory hazards.

SD_1
 SD_2 → WAW Hazard

Q How hardware techniques remove memory data hazards?



independent of $SUB D$ $F_{10} F_2 F_4$ If I_1 stuck in pipeline, then I_2 can't execute
 \therefore bypass get but I_3 can bypass & execute.

- Register Data Hazards - Register renaming, Instruction Scheduling
- Memory Data Hazards
- Control Hazards - both s/w & h/w techniques are available

Compiler can't
solve this problem

only h/w can
solve

Hardware techniques to solve above problems are


- Scoreboarding
- Tomasulo's Algo
 - loop
 - ROB
 - loop + ROB + VLIW

IS - Issue Stage
RD - Read Operands

classmate

Date _____
Page _____

→ Scoreboarding :-



1. Issue Stage :-

- check for Structural Hazard. (functional unit is available or not)
- check for RAW Hazard
- issue the instruction in pipeline

2. Read Operand :-


ADD D F₀ F₂ F₄

If both operands F₂ & F₄ are available then only execution takes place else RD has to wait (RAW Hazard)

→ Instruction Status Table :-

		IS	R	EX	WB
execute	LD F ₆ , 34(R ₂)	1	2	3	4
	LD F ₂ , 45(R ₃)	5	6	7	8
	MULT D F ₀ , F ₂ , F ₄	6	9	10	20
	SUB D F ₈ , F ₆ , F ₂	7	9	11	12
	DIV D F ₁₀ , F ₀ , F ₆	8	21	21	22
	ADD D F ₆ , F ₈ , F ₂	13	14	15	22
	Busy	(what type of operation)	(dest. register)	source	who produce F _j & F _k
	No	OP	dest	F _j F _k Q _j Q _k	(operands are available or not) R _j R _k
	(i) MULT 1	Yes	MULT	F ₀ F ₂ LD ₂	- - - - Yes
	MULT 2	No			No Yes
	(2) ADD 1	Yes	SUB D F ₈	F ₆ F ₂ LD ₁ F ₂	Yes, No Yes
	(4) DIV D 1	Yes	DIV D F ₁₀	F ₀ F ₆ MULT D LD ₁	No Yes
	clock cycles to execute		Functional Unit Status Table		

Registers



- When job is over, remove the operation so at least all registers are available
 - Initially LD operation check whether functional unit is available or not
 - All instructions follow the inorder
 - At First clock cycle, LD is issued
 - At Second clock cycle, Integer function unit is not present for 2nd LD op.
 - ∴ reading of operands of LD, takes place
 - After 4th cc, Integer functional unit status \Rightarrow Yes \rightarrow No
 - All instructions are executed out of order.
- LIMITATION**
- Scoreboarding can't solve MNW & WAR Hazard by register renaming
 - Forwarding is not present in Scoreboarding.
 - Able to solve only single basic problem.


To solve the limitations of scoreboard, we have Tomasulo's algorithm

Tomasulo's Algorithm :-

1) Reservation station (RS)


- using this we can apply register renaming

RS, CDB \rightarrow using these 2, we apply forwarding




In Scoreboarding, instructions passes 4 stages

In Tomasulo's algorithm, instruction passes 3 stages.



2 types of functional units



In Tomasulo's Algorithm, Issue (IS)

- i) if RS is available, then 9 can issue i.e copy the content of operand registers into the reservation station.

Execution - 1) if operands available then start execution

WB - 1) write result in CAB

2) write result in registers

Instruction status:

LD F₆, 34(R₂)

LD F₂ 45(R₃)

MULD F₀ F₂ F₄

SUBD F₈ F₆ F₂

DIVD F₁₀ F₈ F₆

ADDD F₆ F₈ F₂

	IS	EX	WB
LD F ₆ , 34(R ₂)	1	3	4
LD F ₂ 45(R ₃)	2	4	5
MULD F ₀ F ₂ F ₄	3	(5+10) 15	16
SUBD F ₈ F ₆ F ₂	4	7	8
DIVD F ₁₀ F ₈ F ₆	5	56	57
ADDD F ₆ F ₈ F ₂	6	10	11



diff than one in DIVD.

In DIVD, F₆ is stored in MIA₁)

so ADDD will look in MIA₁)

not in F₆ anymore so WAR Hazard is completely eliminated.

RS = Reservation Station

Reservation Station

	Busy	OP	V _i	V _K	Q _j	Q _K	
(2) Add 1	Yes	SUB	m(A ₁)	m(A ₂)	-	-	Load 2
(2) Add 2	Yes	ADD	-	m(A ₂)	SUB	-	
(2) Add 3	-	-	-	-	-	-	
(10) MUL 1	No	YES	MUL	m(A ₁)	R1(F ₄)	-	
(10) MUL 2	No	YES	DIV	m(A ₁)	MUL	-	

Once the Algo is over, the RS is completely free.

OP

RS1

+

RS2

/

RS3

-

Whe

A


T

Ex-2

	Busy	A	F ₆	F ₂	F ₄	F ₈	F ₁₀
Load 1	Yes	34 + R ₂	New location MIA)	-	-	-	(MIA ₁ , MIA ₂)
Load 2	Yes	45 + R ₃	MIA ₁ passed using CDB to all other units	-	-	-	-
Load 3	-	-	-	-	-	-	-

In 1st cc, check whether inst. can be issued or not.

Above example enables forwarding previous WAR & WAW Hazards Only



Limitation :- Common Data Bus \rightarrow All units try to write on the CDB at the same time
 \hookrightarrow Soln \rightarrow have multiple CDB but the complexity of architecture increases.

Ex-1 $2cc \quad I_1, I_2 \quad F_1 = F_3 + F_4 \quad \text{WAW Hazard}$
 $4cc \quad I_2 \quad F_1 = F_4 / F_2$
 $8cc \quad I_3 \quad F_4 = F_1 - F_2$

Ex-2 $F_1 = F_3 + F_4 \quad \text{WAR Hazard}$

$$F_1 = F_4 / F_2$$

$$F_2 = F_4 - F_3$$

Using Pomarolli's Algo \rightarrow

$$I_3 \quad EX \quad WB \quad \xrightarrow{\text{2 for reading}} \quad (3, 4 \text{ for execution})$$

$$\begin{array}{ccc} 1 & 4 & 5 \\ 2 & 43 & 44 \\ 3 & 49+2 & 47 \end{array}$$

Original Table

F ₁	1.0
F ₂	2.0
F ₃	3.0
F ₄	4.0

Register Renaming Table

F ₁	R ₁ / RS ₂
F ₂	-
F ₃	-
F ₄	-

RS = Reservation Station

classmate

Date _____

Page _____

	OP	OP1	OP2	
RS1	+	3.0	4.0	= [A B C] → 7.0
RS2	/	4.0	2.0	= [B D C] → 4.3 C C (2.0)
RS3	-	RS2 → 2.0	2.0	= [A B D] ← 4.6 C C (0.0)

When writing is done, Register renaming table & RS are made free.

All the things stored earlier are removed.

	IS	EX	WB	RRT	free
Ex-2	$F_1 = F_3 + F_4$	1 4 5		F_0 → 4.4 C C → 2.0	
	$F_1 = F_4 / F_2$	2 4.3 4.4		F_1 → 1.0 → 1.0 → 7.0	F_0 → RST → S C C free
	$F_2 = F_4 - F_3$	3 6 7		F_2 → 2.0 → 3 C C (1.0)	F_1 → R S S → 7 C C free
				F_3 → 3.0	F_2 → R S S → 7 C C free
				F_4 → 4.0	F_3 → R S S → 7 C C free
					F_4 → R S S → 7 C C free


	OP	OP1	OP2	
free	RS1	+	3.0	4.0
free	RS2	/	4.0	2.0
free	RS3	-	4.0	3.0

	IS	EX	WB	
Q	$F_2 = F_4 + F_1$	1 4 5		
	$F_1 = F_2 / F_3$	2 4.5 4.6		F_1 → 1.0 → 1.0 → 7.0 → 1.67 → 5 C C → 1.67
	$F_4 = F_1 - F_2$	3 4.8 4.9		F_2 → 2.0 → 3 C C → 5.0
	$F_1 = F_2 + F_3$	4 7 8		F_3 → 3.0 → 7 C C → 4.0 → 7.0

	OP	OP1	OP2	
F_1	RS3 → R S S → free			
F_2	RS1 → R S S → free			
F_3		RS2 → R S S → free		
F_4		RS2 → R S S → free		
	RS1	+	4.0	$A \rightarrow 5.0 \rightarrow 4 C C$
	RS2	-	RS3 → 1.66	$B \rightarrow 4.8 C C \rightarrow 3.34$
	RS3	/	RS1 → 5.0	$D \rightarrow 4.5 C C \rightarrow 1.67$
	RS4	+	RS1 → 5.0	$A \rightarrow 8.0 \rightarrow 7 C C$

F_1	→ 0 → 8.0	8 C C
F_2	→ 0 → 5 C C	5.0
F_3	3.0	
F_4	4.0 → 3.34	3.34

→ Drawback of Tomasulo's -
Precise Exception - Division with zero detected
40th cc



If F₆ = 0 → leads to exception (Division by 0)

exceptional handler increases 0 → 0.00----1

② Store value only after previous inst. is solved.

→ To overcome exception and 'get out of order execution'
↳ Tomasulo's + RDR

			IS	EX	WB
2	I ₁	SUBD	F ₁ F ₃ F ₂	1	4
10	I ₂	MULTD	F ₄ F ₂ F ₃	2	13
40	I ₃	DIVD	F ₀ F ₃ F ₁	3	
2	I ₄	ADD D	F ₃ F ₁ F ₂	4	16

RRT

F ₀	0.0	F ₀	RS3	
F ₁	1.0	F ₁	RS1	5cc free
F ₂	2.0	F ₂		
F ₃	3.0	F ₃	RS4	
F ₄	4.0	F ₄	RS2	

RS1	SUBD	2.0	2.0	A — 4cc (0.0)
RS2	MULTD	2.0	2.0	M — 13cc (4.0)
RS3	DIVD	2.0	2.0	D
RS4	ADD D	2.0	2.0	A — 16cc (4.0)

System call to the exception handler which increases the value of $f_1 \rightarrow 0$
 $\rightarrow 0.001$

Hence the system call returns to the list.

I_3 DIV F_0 F_3 F_1


RS₃ DIVID 6.0 0.001

Wrong value of F_3 used which gives wrong result-

Re-Order Buffer: -

Comments

Tomasulo's Algorithm -



Hence if exception occur in I_1, I_2 restarted from the start

SUBD	F_1	F_3	F_2
MULT D	F_4	F_2	F_3
DIV D	F_0	F_3	F_1
ADD D	F_3	F_4	F_2

IS	EX	W.	C
1	✓ 4	5	6
2	✓ 13	14	15
3	W ✓		
4	W ✓ 16	17	W

all inst. flushed out of table
& restarted

ROB entry						
A	RS1	-	2.0	2.0	ROB0	4 → (0.0) + ROB0
M	RS2	X	2.0	2.0	ROB1	13 → (4.0) + ROB1
D	RS3	D	2.0	ROB2 0.0	ROB2	(start at 4cc)
A	RS4	A	ROB1	2.0	ROB3	16 → (6.0) + ROB3
			4.0			


F ₀	0.0
F ₁	1.0
F ₂	2.0
F ₃	3.0
F ₄	4.0

F ₀	ROB2
F ₁	ROBO → 0.0 (in 6cc)
F ₂	ROB3
F ₃	ROB1 → 4.0 (in 15cc)
F ₄	

	Type	dest.	Value	Status	
ROBO	S	F ₁	- / 0.0	0	(H)
ROB1	M	F ₄	- / 4.0 (in 4cc)	0	(H)
ROB2	D	F ₀	-	0	(H)
ROB3	A	F ₃	- / 6.0 (in 7cc)	0	(H)
ROB4					

Head H
(Circular queue)

→ Tomásulo's Algo for Branches (Hardware Based speculation)



IS	EX	W	C
1	✓12	13	14
2	13		15
3	✓6	7	
4	7	8	
15			

T	P	V	S	Header
R0B0	M	F2	$t_{0=0}$	0 H
R0B1	B	F2	-	0
R0B2	A	F4	$t_{4=0}$	0
R0B3	S	F5	$t_{2=0}$	0

16

	OP	OP1	OP2	ROBE
RS1	MULTD	0=0	1=0	R0B0
RS2	ADDD	3=0	1=0	R0B2
RS3	SUBD	3=0	1=0	R0B3

The next instruction will be known after execution of branch inst. So ADD & SUB inst are called **speculating** inst because these inst are issued before knowing the outcome.

The real outcome of branch is known at 13th clock cycle but real outcome shows taken. Even though the ADD & SUB inst. are executed but their values are not updated so flush down these inst & change value in buffer from 0 → 1

Suppose that the prediction is NT & scal is NT so the values are modified

Prediction = NT so execute inst 1

Tomasulo's Algo for Branch & Exceptions

Eg
MULT D
BNEQ
ADD D
SUB D
DIV D

→ This list is speculative and also generates exception (divide by 0)

label:
ADD D
SUB D



If branch outcome says NT then only the exception is handled otherwise the instructions are flushed down when the real outcome comes.

→ Inst. speculative → Not Handled

Not Speculative → Exception Handled.


→ Memory Data Hazard :-

LD R₁, 0(R₂) → Disp. Add. Mode Mem[0 + (R₂)]
 SD R₂, 0(R₃)
 LD R₄, 0(R₄) → Mem[0 + (R₃)]
 SD R₅, 0(R₀)
 LD R₅, 0(R₁)
 !




DIV D R₂ R₄ R₅ — takes 40 clock cycle so store operation can't be executed.

But LD is allowed to execute



RAW Hazard b/w memory locations so DIVA operation give wrong answer.

→ LSQ (Load Store Queue)



- ① LD R₁, O(R₁)
- ② SD R₂, O(R₂)
- ③ LD R₄, O(R₄)
- ④ SD R₅, O(R₅)
- ⑤ LD R₅, O(R₁)


1	15
2	1024

Non Speculative load technique

If effective add. of ^{recent} ST & LD is same so no need to go for memory calc.
simply forward the value. This is called Store to Load Forwarding.

Before knowing the add. of store, we can allow the load address & thus inst. is known as speculative. If the add. is same then flush down the value, & otherwise do the calculation.

→ Tomasulo's Algorithm with Reorder Buffer & Load Store Queue



ROB			LSQ			
T	R	B	L/S	E/A	V	C
ROB0	L	F0	t10	0	H	
ROB1	A	F1	-	0		
ROB2	S	F2	-	0		
ROB3	L	F3	-	0		
ROB4	M	F4	-	0		
ROB5	S	F4	-	0		
ROB6	L	F5	-	0		
ROB7	S	F6	-	0		

F0	0.0	ROB0
F1	1.0	ROB1
F2	2.0	
F3	3.0	ROB3
F4	4.0	ROB4
F5	5.0	ROB6
F6	6.0	ROB7

Let us take that the store L is not yet calculated the effective add.

Eg load 2 is done with effective add. Assume that the effective add. of LD 2 & SD 1 is same.

Non Speculation technique - LS unit until SD completes its calculation of EA

Speculative technique - Before knowing the add. of store, we can fetch the value in load operation. After calculation of store, if the value of EA is same that of load then flush down the value of in LS & all inst. following LD inst is flushed down.

→ Tomasulo's Algorithm + ROB + Multi-issue processor

Eg 2 issue processor.

	IS	EX	W	C
SUBD F0 F1 F2	1	4	5	6
MULTD F3 F0 F4	1	15	16	17
ADDD F5 F1 F4	2	5	6	✓ 18
ALVD F2 F1 F2	2	43	44	✗ 45
ADDD F6 F5 F2	3	46	47	48
MULTD F3 F5 F1	3	16	17	18

Check for functional Units


Eg
 SUBD F₀ F₁ F₂
 MULT F₃ F₀ F₄
 DIVD F₂ F₁ F₂
 BNE F₂, 0, label
 ADDD F₅, F₁ + F₄ > speculative so lant complete
 MULTD F₃, F₅, F₁
 ADDD F₆, F₅, F₁

label:

IS	EX	W	C
1	4	5	6
1	15	16	17
2	43	44	45
2	45	-	46
3	6	7	47
3	17	18	48
4	9	10	49


If taken then remove the values of ADD1 & MUL7B


→ Simultaneous Multithreading



(1s) Issue means occupying the reservation stations

(remain ideal most of the time)



Multithreading :-i7 - 8550 - 6 cores
12 threads

It allows multiple threads share functional units of a single processor.

Multithreading


- Superscalar processor without multithreading
 - Coarse ^{grain} multithreading
 - Fine-grain multithreading
 - Simultaneous multithreading (SMT)
- } All are Superscalar -
issuing ~~at~~ multiple inst
in single processor

Single-core :- Maxm 4 issue (ie only 4 inst. in single clock cycle)


1) Superscalar processor :-

- I_4 is dependent on I_1 ,

- I_5 having cache miss
(so takes 2 extra clock cycles)



- Only 5 slots out of 20 are used remaining are ideal




- All the inst. belonging of thread 1 is executed first. then new thread starts.

2) Coarse grain multithreading :-

	1cc	I ₁	I ₂	I ₃	
T ₁	2cc	I ₄			
T' ₂	3cc	I _{1'}	I _{2'}	I _{3'}	I _{4'}
	4cc	I _{5'}	I _{6'}		
	5cc	I ₅			

- I₅ of T₁ is Not available due to Cache Miss.
- Similarly I_{5'}
- Switching takes place when there is a long time (i.e. when there is contention)

3) Fine grain Multithreading :- Switching takes place at every clock cycle.




	1cc	I ₁	I ₂	I ₃	
T ₂	2cc	I _{1'}	I _{2'}	I _{3'}	I _{4'}
T ₁	3cc	(I ₁)	(I ₂)	(I ₃)	(I ₄)
T ₂	4cc	I ₅	I ₆	I ₇	
T ₃	5cc	I _{5'}	I _{6'}	I _{7'}	

- Irrespective of dependency, threads are used.
- Horizontal slots are completely used but not vertical slots.


4) Simultaneous Multithreading :-

	1cc	I ₁	I ₂	I ₃	I ₄
	2cc	I ₄	I _{2'}	I _{3'}	I _{4'}
	3cc	I _{5'}	I _{6'}	I ₅	
	4cc			.	
	5cc				



- Single clock cycles contain Inst. from diff. threads.
- Both horizontal & vertical slots are used.



In simultaneous multithreading, it flushes the inst. present in RS sitting idle & uses inst. from next thread.



Single core SMT has almost same performance as multiple cores without multithreading & multithreading is less expensive



After a certain no. of IPC,
even though the no. of threads
increases \Rightarrow SMT remains constant

as only a certain IPC can be
handled at a time after
using Multithreading

Thread level Parallelism :- TLP \rightarrow ILP

2 inst. can't be executed at the same time using one core. One inst. executes & then the next one. To achieve TLP, more than one core should be there. More than one core will help in executing more instructions at a time.

Single Core v/s Multicore

IF ID EX M WB = 5CC

perform all these 5 functions in single clock cycle

For single core -

\hookrightarrow if frequency $\uparrow \rightarrow$ voltage $\uparrow \rightarrow P \uparrow^3$ $[P \propto V^2 f]$
cannot increase its capacity
as at high power system \rightarrow breakdown

In multicore, more than one thread will execute at same time

Flynn Classification of computers:-

- SISD - uniprocessor
- SIMD - Vector processor
- MISD - Not available commercially
- MIMD - Multiprocessor

Eg : Multicore (CMP) - Chip multiprocessor


We have cores on
a chip -

Thread level parallelism :-

MIMD

- Centralised Shared memory multiprocessor
- distributed memory multiprocessor

We are switching in Multicore as in single core even upon using SMT, performance become stagnant at certain IPC even though no. of threads is increased.




Objectives:-
 $CPI < 1$

ie to execute more
than 1 inst per clock cycle

Here if each core executes 1 inst then $CPI = 1/n$

→ Distributed Memory Multiprocessor



All these above form can form a cluster

- Direction Based problem

→ Cache Coherence problem :- Let Shared memory has $X=1$. Let C_1, C_2, \dots, C_N reads X from memory & places it in own cache. When C_2 write the value of cache from $X=1 \rightarrow 2$, values only changes in its cache, all other will use the previous value of X . This problem is known as Cache Coherence problem.

Incoherent Support :- When C_2 modifies the value of X but shared memory keeps on sending $X=1$ to other cores.

Cache

→ Write through Cache


When a core makes a change to X , it is propagated to all the cores & shared memory.

→ Write Back Cache

When a core makes a change to X , it is propagated only when X is removed from the core.

To solve Incoherent Support

- Write - Invalidate with Snoop Bus (DBP)
- Write Update with Snoop Bus

Cache Coherence Problem :-

When the block is not available in cache = Cache Miss

Let C_1 = Cache Miss

$\therefore V=1, T=A, \text{Data}=100$

Let C_2 want to write A \therefore write Miss (A not available in cache)

So read A & change A \rightarrow 200

So the value of A in both the cores are different - this problem is called Cache Coherence problem.

- (1) Write update using Snoopy Bus
- (2) Write Invalidate using Snoopy Bus
- (3) Write Update using Directory Based
- (4) Write Invalidate using Directory Based

Soln of Cache Coherence problem

Write back
Cache

1) RD-A
Write Update
Using Snoopy Bus

V	T	Data
1	A	100

V	T	Data
1	A	200

WR A \leftarrow 200

Shared Bus

SM

When Core 2 writes A, it sends a message regarding the change in value.

While message passing, Core 1 will check the change in the Bus -
Called snoopy Bus & changes its value.

If the Core 1 does not have A in Cache then none of the block will
take the value. Only SM will change the value.

Problem - 1) Memory bus handling.

2) If A is modified 10^5 times then SM is also modified 10^5 times


3)

At one time, only one bus is present so if 2 cache simultaneously

changes the value of A then which one is allowed?

The cache which first access the bus, can change the value of block.

→ How to minimize the Use of Bus & Shared Memory ?




^{Core}
Cache will keep the latest value of block in its cache only. It will not propagate the value in Bus.

If $D=1$, then SM will not allow the change in SM.

If Core 1 requests to read A, Core 2 will supply as Cache speed is greater than memory speed. So A = 100 in Core 1. & D = 0 for Core 1.

When A block is removed from Cache 2, ~~it is updated in the value in SM~~ ^{Value of A} ~~with updates in SM.~~

→ How to minimize the access of Shared Bus ?



How the cache will know that the block is shared or not -
 → when the cache is writing, it will check whether the block is
 is shared or not.


If Not Shared, $\Rightarrow S=0$

If Cache 1 wants to read A \Rightarrow Cache 2 will supply the value of A
 $\therefore S=1$ in both cache

When Cache writes a shared block, it broadcast the value on the bus.

If the block is removed from cache, $S=0$ again & no broadcasting takes place.

Eg



Eg

A is NOT removed from

- 1) How many Bus Access
 - 2) How many Memory writers
-]- No optimization, D / D & S.

RD-

SIM

1) No optimization

$$\text{Memory writes} =$$

$$\text{Bus Access} =$$

first cycle

$$\begin{array}{rcl} \cancel{1} + 999 & = 1000 \\ 1 + 1 + 999 & = 1001 \end{array}$$

for reading A from SM

2) Using D bits

$$\text{Bus Access} = 1 + 1 + 999 + 1 = 1002$$

$$\text{Memory writes} = 1$$

↳ when A block is removed

if A is replaced

first cycle, D Sets D=1

3) Using D & S bits

$$\text{Bus Access} = 1 + 999 + 1 = 1001$$

$$\text{Memory writes} = \cancel{1} + 1$$

Eg

CORE 0

RDA |
KIR A | 500 Times

CORE 1

RDA |
WR A | 500
 Memory supply data
 in No. optimization
 method

A is NOT
 removed
 from core

	NO opti			
	499	= 1002		
Bus Access	$1 + 1 + 1 + 1 + 1 + 499$			
Memory writes	$1 + 499 + 499 + 1$			
	= 1000			

	D			
	WR A	= 1002	D2S	
Bus Access	$1 + 500 + 1 + 500$			
Memory writes	$\cancel{1} + 0$		✓ $1 + 1 + 500$	
			0	

2) Write Invalidate Using Snoopy Bus.

RD-A

V	T	D	S	DATA
1	A	0	0	100

Shared Bus

V	T	D	S	DATA

WRA → 300

INV(A)

SM

When core 2 want to write A, it will send a invalidate message to bus. Since D=1 so no change in SM but in core 1 ~~V=1~~
V becomes 0 which means V can't access A because someone is writing A.

Core 0



Core 1

V=0, T=A, D=0, S=1

V=1, T=A, D=1, S=1, Data = 300

In case of starting
If core 1 wants to update 1000 times, for it can write 1000 times
broadcasting the write message.

After updation, it sends message & changes $V=0 \rightarrow V=1$



Since No one is accessing ~~A~~ so

Eg

Core 0

Core 1

WRA

RPA } 1000 times

Write Update Snoopy Bus.

Replace A

Replace A

No optimization

D

D & S

Bus Access

$1+1+999 = 1001$

$1+1+999+1 = 1002$

$1+1+999+1 = 1002$

Memory writes

$1+999 = 1000$

1

1 ..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

..

- Replace A in no optimization not require the bus as it is updating the value time to time.
- Reading not require the bus access in No optimization & D bcz updatation is done ~~one by one~~ time to time.
- When the writing process takes place, it doesn't know that the bus block is shared or not so it broadcasts the message ~~except first time~~ first time.
As reading process happen, ~~it knows~~ the shared bit = 1

	Write Update (D&S)	Write Invalidate (D&S)
Bus Access	1002	$1+1+999+999+1$
Memory Write	1	$1+1$ <i>to get right data from core D</i>




Eg-2	Core 0	Core 1	(Without Replacing A)
	RDA WRA } 500		
		RDA WRA } 500	
Write Update →	No opti	D	D&S
Bus Access	$1+500+1+500$	$1+500+1+500$	$1+1+500$
Memory writes	$500+1+500$	0	0

With the help of read operation, Core 1 knows that there is no sharing but the 2nd read ~~not~~ gives the information of sharing of block.

	WD	*	WI	
Bus Access	502		$1+1+1=3$	\rightarrow 1 = Reading Core 0 1 = 1 Reading Core 1
Memory writes	0		0	1 = Bus Sending Invalid message to Core 1

→ MSI (Modified Shared Invalid)

- MOSI
- MEST
- MOESI



V	T	D	S	Data
0				



Invalid ($v = 0$)
 block is present
 but can't access
 (someone is writing)

Modified = Only one valid block is present remaining all invalid

Want to
 WR A ← 100
 So send msg
 to bus
 $(1 A \downarrow 0)$
 Modified

V	T	D	S	Data
0	A	0	0	

RDA
 $(0 A 0 1)$
 shared



Modified → Invalid (first update the value in memory)

Shared → Modified (Send Invalid msg to Invalid all the shared blocks)

Eg

	C ₁	C ₂	state of X in C ₁	state of X in C ₂
RDX	-	Shared	Invalid	
-	RDX	Shared	Shared	
WRX		modified	Invalid	

Eg

	C ₁	C ₂	state of X in C ₁	state of X in C ₂
RDX	-		Shared	Invalid
-	WRX		Invalid	Modified
WRX	-		Modified	Invalid

→ How to minimise the Write Back operations?

C₁ : Block A in M

(MOSI)


C₂ : Read(A) \Rightarrow C₁:S | C₂:SC₃ : Read(A) \Rightarrow C₁:S | C₂:S | C₃:S (Who provide data to C₃)

memory will provide the data when more than 1 cache has same value of A


To avoid problem \uparrow C₁ change its state from M \rightarrow O (O=owner)and C₁ will provide the block to C₂

when the block is replaced from block, it will replace the value in memory.

→ MESI :- E = Exclusive



Common: data = φ



When the block read by core from the memory,
No copy of block is present in any of the core
So no need to send message to any core
⇒ Exclusive block.

→ MOESI :- Sharing a block, one block become owner & in case of exclusive, one lock is exclusive

MOEST MESI MSI
 MOSI

Eg → MOEST - Scores 1 Block X is in memory

C_0	C_1	C_2
RDX		
Exclusive	Invalid	Invalid
Shared	RDX	Invalid
Shared	Shared	Shared
Shared	Shared	RDX
Invalid	WRX	Invalid
Invalid	Modified	RDX
RDX	Owner	Shared
Shared	Owner	Shared

	MESI	Memory wellgate dataflow	MOSI	MDES
How many Memory Reads	$1+1+1+1 = 4$		$1 \rightarrow$	1
Bus Request	$1+1+1+1+1 = 5$		$1+1+1+1+1 = 5$	$1+1+1+1+1 = 5$

C. ORDA

CJ: SWRA

C₂3 RDA

C2; WRA

C3: RDA

C₄: RDA

C₂: RDA


$C_1 \in WRA$
 $C_2 \in RDA$
 $C_2 \in WRA$
 $C_3 \in RDA$
 $C_1 \in RDA$
 $C_2 \in RDA$
 $C_3 \in S$, $C_1 \in (2^{nd} \& 3^{rd}) = 0$, $C_1^{(1)} = 5$
 $C_2 \in S$, $C_1 \in$ Shared Invalid
 $C_3 \in S$, $C_2 \leftarrow S$ (1st protocol) → data from memory
 $O(2^{nd} \& 3^{rd})$

$$6 \quad C_1 \div S, C_3 \div S, \quad C_2 \not\vdash S$$

7. $C_2 = \text{owner}$ \therefore No Bus Access

→ Directory Based Cache Coherence Techniques

In case of snoopy bus →




- Not scalable, can't go beyond 4-5 cores

Every read & write message pass through the bus. ~~Because~~ and therefore there is no efficient means of broadcasting in case of large no. of cores.

But in case of directory-based protocol

For each block X, one directory is created




If we have n caches then size of presence bit = 0 → n-1

block present in Core 1 only 100... - -

0000... = Not present in any cache

Let us assume that there are 8 cache



so Dirty bit = 1 that means Cache 1 can write without any msg

After sometime, C2 wants to WRX so send a message to directory to write X

Directory check that the block is available in Cache 1 so it will forward the req. to Cache 1. So Cache 1 changes E → I & reply (msg) &


Send response msg to Cache 2

$$100000000 \rightarrow 101000000$$

Now that cache 1 wants block Y so request from Directory Y.

If instead of writing, reading req. is made by Cache 2

$$\therefore C_1 : E \rightarrow S \text{ & Directory } \rightarrow 11000000 \rightarrow 111000000$$



- ~~S0M~~
- C₁: RDX Dir X :- 00000 → 11000 (2 msg - request & response) for (cache 1) E : E
- C₂: RDY Dir Y :- 00000 → 10100 (2 msg :- (2 : E))
- C₃: RDY Dir Y :- 10100 → ~~10100~~ 10100 (4 msgs & C₂ : S, C₃ : S)
- C₄: WRX Dir X :- 11000 → ~~11000~~ 10100 (4 msgs) C₁ : I, C₂ : M
- C₅: WRX Dir Y :- 10110 → 10001 (6 msgs)
- Block Y is present in 2 blocks ^{Cache} ∴ send 2 msg to each cache
- ∴ C₂ : I, C₃ : I, C₄ : M
- C₃ : RDX C₄ : O → C₃ : S DIR X : 10100 → 10101

- Eg
- 1) How many req. to directory 3) How many reply msg.
 2) How many forward msg. 4) How many response msg.

C ₀ : RDA	Request	Forward	Reply	Response
C ₁ : RDA				
C ₂ : RDA	1+1+1+1	1+ 1+1+1 +3	1+ 1+1+1	1+1+1+1+1
C ₃ : RDA	+1	- 1+1+1	+3	- 1+1+1 = A5
C ₄ : WRX	= 5	4	4	

S01D00000 → ~~10~~ 11000

11000 → 11100

when cache want to ~~write~~ ^{read} a shared

11100 → 11110

data → No forwarding

11110 → ~~11111~~ 11111

11111 → 11000