





	Page 1	74
# Evaluation of cache per	formance and	Re
offinization of cache.	12	
	us there is const	-9
The average memory acco	action execution	9
all levels including &	righ of low.	_(
	4	-
average memory access the	u = Hit time + muly out &	-
	min Realty 27	10
Hit ration (Y) = No. of n		6
		1-5
	I no of memory refuses	1-7
piles vate is the fraction of	+ menory religion	+4
not found in cache.	1 James	+
	2	+
MUM rate = No-F	mines &	
reten		
here and in the ad	ditional time require	
became of a mins.	Tallong	1
	420	1
CPU time in the prevence	of missel two	
following equations:	wridered with he	>
following pentities:	COTTAL TOO	-
THE RESERVE TO STATE OF THE PARTY OF THE PAR		- 1
CPU time = (CPU exe	tution Clack Coule	1
	- Goes	
+ Memory s.	tall clock cycles)x clock	
	tall clock cycles)x clock	
		-





fetch the words in normal order but as the request word of block arown send it to the CPU and let this CPU continue execution. c> usiving es priority to read misses over write with a right through cache, the most imp improvement is right buffer of the proper size (i.e. 2). The simplest way out of the writting is for the read min watth to wait "outil, the right buffer is empty. Menging Right Buffer -> This fechnique involves right buffers with an increase in time efficiency - write through caches rely on write buffers . of suo buffer contains other modified blocks, the address can be checked to see it address of them data modely the address of valid write buffer entry. If 80 new date are combined with entry. (Right Merging Visk valid like 1 M[100] 100 200 ONE M FUCO D Mrsw





Loop interchange - some programs have nested looks mat accers data in memory in non-sequential order random order. Almply exchanging the neeting of the loops can make the cotte accers
flexible. Assuming that the arrays don't be lit into the cache. This technique reduces misses by improving spatial locality. Note: Reordering manimizes uses of data in a coche block before it is discorded. Blocking -> This optimization tries to reduce 24 misses through improved temporal locality where the arrays are stored by to transform the block interchange address. find 8'ze Segment -> virtual Size. Smallest - 1 Byte &.

largest -> 2 32 byte. 84 216 day to 232 by kg Virtual memory -) TLB Translation looked Buffer physical frame address. valid bit disty bits A TLB entry is a cash entry Where the Tag holds portion of the virtual address and data portion holds a physical frame number

(valid bit (0,1) and disty bit. To change the Physical fige frame number OS must make sure that old entry not in the TLB, otherwise system will The dirty best bit means Corresponding page is dirty, not that address translation in TLB is dirty, nor a particular block in data cache is dioty. The OS resets there bits by changing the value in page table and their enter Invalidating the corresponding TLB entry. Page 8ize Choosing the Page 8ize is a districult operation. So 05 forces that a larger page size vs Smaller Size Could be created to favour larger size Creation.


OS alway favour large size creation.

		ca	cho coheren	ce -	PROF PA
-		_			
		Two Pr	DCENHOU TI	no different	value
_			Jame 11	centry loca	*/-
		400		AU TO	non.
_				- 40 -	
	Activity	Bus Activity	(order of		Contents a
	-	0	CPUA'S Cathe	CPUB'S COUNT	Mem Loc
011	1				0
082	CPUATEDS	Cacho miny	-	1/4	
	X	for X	0	-	0
OP3	CPUB reads			3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 6
	X	1)	0	6	0
of u	PUA worter	write broad		Cartas	
	X	Cost X			1
6- 0	PUB ready	Labor		100	Charles of the last
	×				1
+			1		
	13			-	-
		MA DA	MANY PROPERTY	Bustano	0 00,
-		t Real I	Ward and		
-	(3)	VSu 1 6	We well to	harry will	DEAD .

32 symmetric shared memory anchitecture. BSMA consist of several processors with a single Physical memory SSME machines usually support the cocking of born shared and private date.
Erivate date is used by single processor while shared date is used by multiple procensons. Then a private date item is cached, its location is migrated to the coche grading the average access time as well as the memory band width orequired. Note: Since no to their processors uses the date, the program behaviour is identical to that in a uniprocessor. An enforcing based protocol SBP maintain conserve for multiple processors, where each Cache that has a copy of dat a from a block of physical memory also has a copy of sharing status of the block. and no centralized state has been kept. The cache are usually On a shared memory bus and all Cache consolled moniter (Snoop) on me but to determine Whether or not they have a copy of a block the to that is required on the buses.

A direc Implementation The Serialization of accept that mo enforced by fee bus also enforces to director severation of a white. Since when of 66 two processors compete to write to the TO PE same location, one must obtain but bothe access before the other. The first along processor to obtain bus access will cost want other processors copy direc Locurio to be invalidated, causing writes to be strictly socialized. 90 one implication of this schene is that a write to a shared data item Cari ma complete contil it obtains but access. فسلم Directory Baned Protocol (DBP) OW TO In my me snaving status of a block Hora of Phytrical memory is kept in Just dire one location called the directory. compiles mechanism for transfers jostware cache coherence are very limited 9-14 without cacho coherence the multiprocessor love advantage of being able to fetch and the multiple words in a single Unco Co the block a cob The mechanism for tolerancy the latency such as pre-fetch are more useful when they can fetch multiple words suce as a cache-block

A directory keeps the state of every block that may be cached. Information in the directory includes which caches have the copy of block whether it is dirty and so on. to prevent directory from becoming fine bettle neck, directory entries can be distributed along with the memory to that different directory accesses can go to different الأرد cocations Just as different memory request go to different memorial. A directory distributed makine characteristic that A sharing status of block is to always In a single-non-tocation. This property is what allows coherence protocol to To implement the handling a miss, handling a write and Cleaning the cache block, the directory must be able to toack the state of each cache block. In simple directory based protocal, there states could be presured with the following: Shared Operations, It Illustrates that Whether one or more processors have see blocks Cached and the value in menory is a copy of cachefock. Exclusive: Exactly one processor has a copy of cache block and it has see Is out of date . This processor is called Quoner of the block. owner Node Home node.



Multi-threading 44 fine grained multithreading: -> Switches 8/6 unreads by each ear instruction couring the execution of multiple thready to be interlead. This interleaveling often down In round robin fashion, Skipping any threads that are stalled problematic at that Particular time. coorse grained multipreading -> 9+ 10 artenathor of fine grained multitureadly. It Switches the threads only on contract stalls, Such as level 2 caches mines. This change releives the need to have thread Switching be executially free and is much less likely to store slow the processor down. (means instruction from Other threads will only be insued when a thread encounters a costly stall Simultaneon Multithreading -> 9+ works

