

USER: 695v16
DATE: Fri Feb 27 22:38:38 2026
PLOT SIZE: 8.01x 4.61Inches
Library: AVD_HW3
Cell: clock_gater_std
View: schematic
Plot Area: ((-3.475 -4.33125)(7.1375 1.775))

EN
CLK
Vdd
Gnd

