

## Problem 1)

Redo Part IV of the Intel Lab but use one of the embedded multipliers available within the FPGA. Use the technology mapper to verify that your design uses the embedded multiplier.