

(54) Title of the invention : A LOW-POWER ADDER TREE FOR DIGITAL COMPUTING-IN-MEMORY BY SPARSITY AND APPROXIMATE CIRCUITS CO-DESIGN

<div>(51) International classification :G06F0007544000, G06N0003063000, G11C0011540000, G11C0007100000, G06F0007530000</div> <div>(86) International Application No :NA</div> <div>Filing Date :NA</div> <div>(87) International Publication No : NA</div> <div>(61) Patent of Addition to Application Number :NA</div> <div>Filing Date :NA</div> <div>(62) Divisional to Application Number :NA</div> <div>Filing Date :NA</div>	<div>(71)Name of Applicant : 1)Gomathi PS Address of Applicant :V.S.B.Engineering College , Karudayampalayam, Karur 639111 ---- ----- 2)Dr. C. Vennila Name of Applicant : NA Address of Applicant : NA (72)Name of Inventor : 1)Gomathi PS Address of Applicant :V.S.B.Engineering College , Karudayampalayam, Karur 639111 ----- ----- 2)Dr. C. Vennila Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- ----- 3)Dr.P.Surendar Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- ----- 4)SUDHAKARAN S Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- ----- 5)SUGANESH K Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- ----- 6)VINOTH A Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- ----- 7)VISHNU G Address of Applicant :V.S.B ENGINEERING COLLEGE , KARUDAYAMPALAYAM , KARUR - 639111 Karur ----- -----</div>
--	---

(57) Abstract :  
This patent presents LSAC (Low-Power Adder Tree for Digital Computing-in-Memory), a novel approach designed to enhance energy-efficient computation in memory (CIM) architectures. As digital CIM architectures replace analog implementations for improved accuracy, the power and area overhead of digital adder trees remain a significant challenge. This invention introduces a low-power adder tree design that integrates sparsity techniques and approximate circuit co-design. By leveraging multiple sparsity modes and fine-grain pruning algorithms, the proposed solution effectively reduces power consumption by 30.0% and area by 19.3% while maintaining high accuracy in neural network applications. The LSAC method utilizes customized approximate full adders (AFAs) and a two-level Wallace tree structure to minimize computation errors while optimizing performance. This invention significantly improves the efficiency of digital CIM architectures, making it a breakthrough for power-constrained edge computing devices.

No. of Pages : 8 No. of Claims : 5