Assignment

Chipag Vifay R18(8101 4° B'

- 1 L18+ the assembler directives of ARM controller with details of each of them.
- An The ARM assembly language has assembler directives to to nessoure storage space, assign numerical values to address labels and constant symbols, define where program and data blocks are to be placed in memory, and specify the end of the sauce program text. Some of the assembler discotives are: -
 - (1) AREA which uses the augument CODE on DATA, indicates the beginning of a block of memory that contains either program instructions or data.
 - (11) ENTRY -> Specifies that program execution is to begin at the instruction that follows it.
 - -> Used to label and initialize the data operands. (17) DCD
 - -> Declare symbolic names for constants. (9V) EBU
 - -> To use symbolic names for registers, relating to their usage.
- 22 List the various modes of controller operation and how the bank registers one used during mode
- Az There are 7 different modes of controller operation:
 - (i) User Mode:
 - → Applecation programs runge User Mode → the notional 16 processor registers are in use.

- (ii) Five Enception Modes:
- Fast interorupt (FIB) mode is entered when an ext enal device naises a fast interorupt nequest to obtain wigent service. The FIB interorupt is intended for one device on a small number of devices that nequine nabid response.
- > Ordanasy interrupt (IRB) mode is enterred when an external device raises a normal interrupt request All other I/O devices use the IRB interrupt line to request service.
- > Supervisor (svc) mode is entered on powerup on nest on when a user program enecutes a software Interoupt instruction (swI) to call for an operating system noutine to be executed. This is the highest privarity exception. to be executed. This is the highest privarity exception. It places the processor into a known initial state. It places the processor into a known initial state is that operating system software can begin or set that operation properly. Any program executing restant operation properly. Any program executing when this enception occurs is abandoned.
- > Memory access violation (abort) mode is entered when an attempt by the surrent program to fetch an instruct ion or data operand causes a memory access violian. Processor implementations may finclude a ation. Processor implementations may finclude a memory management unit that restricts programs to memory management unit that restricts programs to valid areas of the address space for their instructions valid areas of the processor issues an adobsess for an instantion of the processor issues an adobsess for an instantion fetch an data operand access cutside these areas, an exception occurs and the Abort mode is entered when I unimple mented instruction mode is entered when the current program attemps to execute an unimple the current program attemps to execute an unimple mented instruction. If the processor tries to execute an instruction that is not implemented in hardwise, an exception is raised and the Undefined mode is entered.

- (11) System Mode:
- I the system made is a porrviledged made that uses the same negroters as those used in the User made.
- > It can only be entered from another exception mode. Its purpose is to facilitate lankage to subscoutines diving exception handling without overweiting the link negister
- > When an System mode, subroutine Call instructions tise the normal lank register R14. After returning from all subroutine calls, the original exception mode is en reentered, regaining aress to the link register Riy mode.

Banked register perform the following functions to switch mode aperation.

- (9) The contents of the Paragram (aunter (R15) are loaded into the bank link Register (R14_mode) of the exception mode.
- (ii) the contents of the Status Registor (CPSR) are load ed 4 mo the banked Saved Status gregister (SPSR) mode.
- (iii) the mode bits of CPSR are changed to see present the approximate exception mode, and the interruptdisable bits I and Fare set appropriately.
- (iv) The Program Counter (RIS) is loaded with the dedica ted vector address for the exception, and the instruit ction at that address is fetched and executed to began the exception-service scoutine.