ARCHITECTURES: EXAMPLE

RISC - REDUCED INSTRUCTION SET COMPUTER

Reduced Instruction set Conjuter is a contrast processing unit to CISC (complex instruction set conjutar) IRM RS/6000 have faster clock rates which range from 20 to 120 MHz.

* Nost RISC processors use 32-bit instructions.

* They have limited (3 to 5) addressing modes

* Honory access eyele is broken into pipelined access


* A large register file and separate instruction and

date eaches are used.

* fixed length, easily decoded instruction format

* Single cycle instruction execution

* Hordwired rather than a miscroprogrammed control.



2) One instruction per cycle:

* RISC processors executes one instruction per machine eyde.

* It is the time it takes to fetch & operands from segisters, performs an ALU operation and stores result in a register

3) Hardwired instructions:

* As RISC instructions are single, they can be hardwired. They are executed faster than involemented with micro instructions as they do not require then and there to fetch data from registers

4) Reduced number of instructions:

* As RISC processor uses limited no- of instructions it simplifies the design of control unit-

5) Simple Addressing modes:

* Monort all instructions use simple register addressing

* It does not support complex addressing modes.

6) Simple Instruction Format:

-> RISC processor provides simple instruction formats with fixed instruction length.

-> with fixed fields, opende decoding and register operand addressing can occur simultaneously.

1) Instruction pipelining:

* RISC CPU contains several independent units that work in parallel. * One of them fetches, other one decodes and other execute.

The instruction fetch phase Fetches the instruction 50 to be executed from memory and their executor phase performs ALU operation with register input and output to execute the instruction In case of load and store instructions, three phases are required (1) Instruction Fetch (I) (2) Execute (E) (3) Data Transfer (00) (8) Overlapped Register windows: A typical characteristic of some RISC processor is their use of overlapped register windows to provide the passing of parameters and avoiding restoring of register

Common to p and A values: Local to D. Common to C and D Local to C R48 R25 Local to A. RIG Common to A4D'. Common to all procedures RIO proc- A Overlapped register windows.

No. of local registers in each window = L.

No. of registers common to two windows = C.

No of Windows = W

registers available for each window is calculated as follows:

Window size = L+2C+G.

The total no. of registers needed in the processor is register file = (L+C)W+G.

In the example given G=10; L=10; C=6 fw=4. The window size is 10+12+10=32 registors and register file convints of (10-16) ×4 -10 = 74 registers.

EXAMPLE RISC PROCESSOR


BERKELEY RISC-I

* Berkeley RISC-I is a 22 - bit integrated circuit CP4.

* It supports 8, 16, (or) 32-bit data

* It has 32-bit instruction and a total of 31 instructions.

* It has a register file of 138 registers arranged into 10 global registers and 8 windows of 32 registers in each. The 32 registers in each window have an organization similar to the overlapped register windows.



Berkeley RISC-I instruction formats

From the above instruction formats it is clear that 7 of the bits present the operation specification. 8th bits indicates whether to cyrolate the status bit after an ALL operation. For register - register instructions, 5-bit Rd field selects one of the 32 registers as destination for the result of operation. Operation is performed on the data stored in fields RS and Sa. (Source register and Sign-extended 13-bil= constant) for PC relative mode, it combines the last three fields to form a 19-bit relative address 'y' and is used primarily with Jump and CALL instructions. The COND field replaces the Rd field for jump instructions and is used to sperify one of the 16 possible branch conditions.


MIPS Architecture:


MIPS stands for Microgrocessor without interlocked pipeline stages. It is a reduced instruction set Computer (RISC) developed by MIPS Technologies.

Registers:

MIPS-I has 32 number of 82-bit register (govered purpose). Here list register is a link register.

Intructions are divided into 3 types: R, I 4 J. Instruction formats: Every instruction starts with a 6-bit opende. In





The previous figure shows the datapath of Store of MIPS subset with three multiplexers and abstract view of MIPS subset with three multiplexers and few control lines for the major functional units.

Control unit determine how to arrange the control Control unit determine how to arrange the control lines for the functional units and multiplexer.

Ine for the functional units and multiplexer.


It to multiplexer controls what value replaces the PC wildle multiplexer is used to steer the output of ALU (or) output of data memory for output of ALU (or) output of data memory for writing into the register file.

The bottom most multiplexer is used to determine whether the 2nd input of ALU is from registers corr whether the 2nd input of ALU is from registers corr whether the 2nd input of the instruction.

CISC Architecture:


CISC stands for Complex instruction set computing. It is a processor design, where single computing. It is a processor design, where single instructions can execute several low-level operations instructions can execute several low-level operation (such as a load from memory, an arithmetic operation (such as a load from memory store). Examples of processors which and a memory store). Examples of processors which and a memory store). Examples of processors which we CISC architecture are Motorola 6800, 6809, use CISC architecture are Motorola 6800, families.

Intel 8080; Zilog Z80, Z8, Z8000 families.



57

VAX 8600 is a CISC processor developed by digital Equipment Corporation in 1985. This machine implemented a typical CISC architecture with microprogrammed control. Instruction set contained 300 instructions with 20 different addressing modes.



The VAX 8600 CPU, a CISC processor Architecture.

A translation lookaside buffer (TLB) was used in memory control unit for fast generation of a physical address from a virtual address. Both integer Alloating point units were pipelined. Pipelining heavily relied on cache hit ratio & on numinal branching to avoid damage to pipeline flow. Instruction cycle varies from 2 sycles to 20 cycles. (Eg) Multiply Adivide might tie up the execution unit for a large no of sycles.

RISC	CISC
Clock rate is 50-150 HHz in 1993	Clock rate is 33-50443 in
Simple instructions take one cycle Average CPI is less than 1.5.	Complex instructions take multiple cycles. Average CPI is bet. 2 A 15.
Single instructions takes one cycle	Complex instructions takes multiple
Very few instructions refer memory.	Most of instructions referencem
Instructions are executed by hardware	
Fixed formats for instructions	Variable instruction formal
Few instructions	Many instructions
For addressing modes 4 most instructions have Register-register addressing modes.	Many addressing modes.
Conglexed addressing modes are synthesized by software	supports complex addressing modes
Multiple register sets	Single register sets.
Highly pipelined	Less ex No pipelined
Conglexity is in the	Complexity is in the
Conjuter	niceoprogram.
	and the second s

