

# SATHYABAMA

(DEEMED TO BE UNIVERSITY)

Accredited with 'A' Grade by NAAC



#### Lecture session 5\_ UNIT-3


# Unit-3-COMBINATIONAL LOGIC MULTIPLEXER AND DEMULTIPLEXER

By
V.GEETHA
ASSISTANT PROFESSOR/EEE
SATHYABAMA INSTITUTE OF SCIENCE AND TECHNOLOGY
CHENNAI-119


### **Multiplexer**

- A Multiplexers (MUX) is a combinational logic component that has several inputs and only one output.
- MUX directs one of the inputs to its output line by using a control bit word (selection line) to its select lines.
- Multiplexer contains the followings:
  - 2<sup>n</sup> data inputs
  - n selection inputs
  - o a single output
  - Selection input determines the input that should be connected to the output.
- The multiplexer sometime is called data selector.
- The multiplexer acts like an electronic switch that selects one from different.
- A multiplexer may have an enable input to control the operation of the unit.

### **Typical Application of a MUX**



### Functional Diagram Of a Multiplexer



### 2:1 Multiplexer





Fig: Block Diagram of 2-to-1-MUX


Select	Inp	Output	
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	1



#### a) 4-to-1 Multiplexers


- √ 4-data input MUX
- $\checkmark s_1, s_0$  Select lines.
- $\checkmark p_0, p_2, p_3, p_1$  Input lines.
- √ F- Single output line.

Sele line		Output
$S_1$	So	F
0	0	$P_0$
0	1	P <sub>1</sub>
1	0	P <sub>2</sub>
1	1	P <sub>3</sub>



$$F = \overline{S_1} \overline{S_0} P_0 + \overline{S_1} S_0 P_1 + S_1 \overline{S_0} P_2 + S_1 S_2 P_3$$

#### **MUX** implementation



#### b) Design of a 8:1 multiplexer


➤ How to construct a 8:1 MUX from two 4:1 MUX.

 $\checkmark$   $X_1$  and  $X_2$  are the two output lines of two 4:1 MUX

$$X_{1} = \overline{S_{1}} \overline{S_{0}} P_{0} + \overline{S_{1}} S_{0} P_{1} + S_{1} \overline{S_{0}} P_{2} + S_{1} S_{2} P_{3}$$

$$X_{2} = \overline{S_{1}} \overline{S_{0}} P_{0} + \overline{S_{1}} S_{0} P_{1} + S_{1} \overline{S_{0}} P_{2} + S_{1} S_{2} P_{3}$$


S0	<b>S1</b>	<b>S2</b>	INPUT
0	0	0	P0
0	0	1	P1
0	1	0	P2
0	1	1	Р3
1	0	0	P4
1	0	1	P5
1	1	0	P6
1	1	1	P7





Design for a 8:1 MUX network

#### Example:

1. Design 16:1 Mux using 8:1 Mux.







#### **16X1 MULTIPLEXER**

16=2^4

No.of SELECT LINES = 4

A,B,C,D

No of 4x1 multiplexer required is


No of inputs = 16 so 4x4 = 16


So 4 4x1 will be needed

4 4x1 multiplexer will give 4 outputs but no.of output required is 1

so we need to add one more 4x1 mux.

TOTAL NO.OF MULTIPLEXER REQUIRED IS 5





Implement the given function using f(x,y,z) = \(\frac{1}{2}\)(0,2,6,7)


6. Implementation of following Boolean function using

$$f(A,B,C) = \pm m(1/3,56)$$

$$logic 1 for 1/3,56$$

$$logic 0 for 0/2/4/7 A O D 2 3$$

$$A 4 5 6 7$$



Implementation table

- # It minterms in a Column F are not clicked 0 is applied.

\* It both are civilled I is applied \* If now & is encircled

A is applied.


\* It sown is encircled a is applied.

Implement the tollowing Boolean function using 4:1 mux  $F(A_1B_1C_1D) = \pm m(C_0, 1, 2, 4,6,9,12,14)$ .

Implementation table.

5	00	0,	(2)	Da 3	Dy	D5	40	D.9
4	8	0	to	11	13	13	(19)	15
	Ā	1	A	0	1	0	1	0
	- 1	Α.						
	•	¥+	-6					
		H		2 4	.1			
			- 0	2 T	MUK	3		
B	7		TL	S,	80			
	1			)	1			
100	C		_					
	c -	-			100			
D		1	T	, 2,	8.0	Ė		
		1	En D.		20			
		1	P.		1	Ė		
			P.,	H:	80 .1 .0×	Ė		
			P.	H:	1	Ė		

0




### Demultiplexer (Data Distributor)

 Definition: A DEMULTIPLEXER (DEMUX) basically reverses the multiplexing function. It takes data from one line and distributes them to a given number of output lines. For this reason, the demultiplexers is also known as a data distributor.


- Single data input lines
- Some select line (less than the no. of output lines)
- Several output line
- If there are n data output lines and m select lines, then

$$2^m = n$$


### Functional Diagram Of a Demultiplexer



### Typical Application of a DEMUX



## 1:2 Demultiplexer




 $S_0 Y_0 Y_1$ 

0 D 0


1 0 D

# 1:4 Demultiplexer



$S_0$	$S_1$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

### 1:8 Demultiplexer




## 1:8 Demultiplexer (Truth Table)

$S_0$	$S_1$	$S_3$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	D	0	0	0	0	0	0	0
0	0	1	0	D	0	0	0	0	0	0
0	1	0	0	0	D	0	0	0	0	0
0	1	1	0	0	0	D	0	0	0	0
1	0	0	0	0	0	0	D	0	0	0
1	0	1	0	0	0	0	0	D	0	0
1	1	0	0	0	0	0	0	0	D	0
1	1	1	0	0	0	0	0	0	0	D

# Implementation Of Logic Functions using Multiplexer

$$f(a, b, c) = a'b'c + ab$$




2. Implement 1:16 demux using 1:4 Denour. -00 Din 0, กรัด Din 012 80 Din

### 3. Implementation of bull subtractor using Demuz.

Truth table

A	В	C	Sub	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	
0	1	1	0	1
1	0	0	ı	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



### **THANK YOU**