


# UNIT 2 – 8085 Instruction set and assembly language programming

- 8085 assembly language programming
- Addressing modes
- 8085 instruction set
- Instruction formats
- Instruction Classification:
  - Data transfer
  - Arithmetic operations
  - Logical operations
  - Branching operations
  - Machine control —Stack and subroutines
- ☐ Example Programs



### Microprocessor understands Machine Language only!


- Microprocessor cannot understand a program written in Assembly language
- A program known as Assembler is used to convert a Assembly language program to machine language





# **Instruction Format**

- Program is defind as sequence of instructions
- Instructions are also called as mnemonics
- Each instruction has two parts.
  - The first part is the task or operation to be performed.
    - This part is called the "opcode" (operation code).
  - The second part is the data to be operated on
    - Called the "operand".





# **Addressing Modes in Instructions**

- The process of specifying the data to be operated on by the instruction is called addressing. The various formats for specifying operands are called addressing modes. The 8085 has the following five types of addressing:
  - Immediate addressing
  - ☐ Memory direct addressing
  - □ Register direct addressing
  - ☐ Indirect addressing
  - ☐ Implicit addressing



# **Addressing Modes**

 The microprocessor has different ways of specifying the data for the instruction. These are called "addressing modes".

The 8085 has five addressing modes:

SI.No.	Addressing Mode	Example
1	Immediate	MVI B, 45
2	Register	MOV A,B
3	Direct	LDA 4000
4	Indirect	LDAX B
5	Implied	CMA



# Addressing Modes Contd.

#### **Immediate Addressing:**

In this mode, the operand given in the instruction - a byte or word – transfers to the destination register or memory location.

Ex: MVI A, 9A H

- The immediate data is part of the instruction.
- The operand is stored in the register mentioned in the instruction.

#### **Direct Addressing:**

Memory direct addressing moves a byte or word between a memory location and register. The memory address is given in the instruction.

#### Ex: LDA 850FH

This instruction is used to load the content of memory address 850FH in the accumulator.



# Addressing Modes Contd.

#### **Register Addressing:**

Register direct addressing transfer a copy of a byte or word from source register to destination register.

Ex: MOV B, C

It copies the content of register C to register B.

#### **Indirect Addressing:**

Indirect addressing transfers a byte or word between a register and a memory location.

Ex: MOV A, M

Here the data is in the memory location pointed to by the contents of HL pair. The data is moved to the accumulator.

#### Implicit Addressing


In this addressing mode the data itself specifies the data to be operated upon.

Ex: CMA

The instruction complements the content of the accumulator. No specific data or operand is mentioned in the instruction.



# **Instruction Classification**



Based on Length Based on Functionality



# Classification based on length

□ One-byte instructions: Instruction having one byte in machine code

Example: MOV A,B, ADD M

Opcode	Operand	Machine code/Hex code
MOV	A, B	78
ADD	M	86

☐ Two-byte instructions: Instruction having two byte in machine code

**Example: MVI A,7F** 

<b>7</b> F	Opcode	Operand	Machine code/Hex code	Byte description
	MVI	A, 7FH	3E	First byte
			<b>7F</b>	Second byte
	ADI	0FH	<b>C6</b>	First byte
			<b>0F</b>	Second byte

Three-byte instructions of the street of the

Example.: LDA 8850

$\sim$		13tl GCLOII	ICIVITY CC DVICE	THE COME.
	JMP	9050H	C3	First byte
<u>.</u>			50	Second byte
-			90	Third byte
_	LDA	8850H	3A	First byte
_			50	Second byte
_			88	Third byte
		-	•	•



# 8085 Instruction Types

#### ONE-BYTE INSTRUCTIONS

A 1-byte instruction includes the opcode and the operand in the same byte. For example:

Task	Opcode	Operand*	<b>Binary Code</b>	Hex Code
Copy the contents of the accumulator in register C.	MOV	C,A	0100 1111	4FH
Add the contents of register B to the contents of the accumulator.	ADD	В	1000 0000	80H
Invert (complement) each bit in the ac-	CMA		0010 1111	2FH
cumulator.				



# 8085 Instruction Types



#### TWO-BYTE INSTRUCTIONS

In a 2-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. For example:

Task	Opcode	Operand	Binary Code	Hex Code	
Load an 8-bit data byte in the accumulator.	MVI	A,Data	0011 1110 DATA	3E Data	First Byte Second Byte



# 8085 Instruction Types



#### THREE-BYTE INSTRUCTIONS

In a 3-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address. For example:

Task	Opcode	Operand	Binary Code	Hex Code	
Transfer the	JMP	2085H	1100 0011	C3*	First Byte
program			1100 0011	85	Second Byte
sequence to the			0010 0000	20	Third Byte
memory					
location 2085H.					



# Classification based on functionality

- Data Transfer
- Arithmetic
- Logical
- Branching
- Machine control operations



# The 8085 Instruction Set



#### The 8085 Instructions

Since the 8085 is an 8-bit device it can have up to 28 (256) instructions. However, the 8085 only uses 246 combinations that represent a total of 74 instructions. Most of the instructions have more than one format.

These instructions can be grouped into five different groups:

- Data Transfer Operations
- Arithmetic Operations
- Logic Operations
- □ Branch Operations
- Machine Control Operations

# Data Transfer Instructions

Data transfer instructions move the data from source to destination. The content of source which is moved remains unchanged.



# **Data Transfer Operations**

- ☐ These operations simply COPY the data from the source to the destination.
- MOV, MVI, LDA, and STA
- ☐ They transfer:Data between registers.
- Data Byte to a register or memory location.
- Data between a memory location and a register.
- Data between an I\O Device and the accumulator.
- The data in the source is not changed.



## **Data Transfer Instructions**

- MOV
- MVI
- ☐ LXI
- ☐ LDA
- LDAX
- ☐ LHLD
- ☐ STA
- ☐ STAX
- ☐ SHLD
- □ XCHG



# MOV

	R1, R2	[R1] <- [R2]
MOV	R, M	Copy from the location pointed by the HL pair (M) to register [R] <- [[HL]]
	M, R	Copy from register to the location pointed by the HL pair (M) [[HL]] <- [R]



Example: MOV B,A or MOV M,B or MOV C,M

#### **Before Execution**


# **After Execution**

50

40

20

2050





# MVI

MVI	R, Data	Move immediate 8-bit into a register [R] <- Data
	M, Data	Move immediate 8-bit data into the memory location pointed by the HL pair (M) [[HL]] <- Data

Here, an 8-bit immediate data is stored in the destination register or a memory location, which is pointed by the HL register pair.

#### Size of instruction

2 bytes

#### **Addressing mode**

**Immediate** 

#### Flags affected

None

#### **Example**

MVI A, 57H

MVI M, 57H



#### Example: MVI B, 60H or MVI M, 40H

#### BEFORE EXECUTION

A	F
В	С
D	E
Н	L

**MVI B,60H** 

### A F B 60 C D E

L

H

AFTER EXECUTION

# 204FH 204FH HL=2050H MVI M,40H HL=2050H 2051H 2051H



# LXI

LXI	Rp, Data	Load the register pair with an immediate value  [rp] <- 16-bit data  8 MSBs in the upper register
		8 LSBs in the lower register

This instruction loads a 16-bit immediate data in the memory location pointed by the HL pair (M).

Size of instruction

3 bytes

**Addressing mode** 

**Immediate** 



LXI means..Load Register Pair with Immediate data.. 16bit data

LXI B ,2050H Loads BC pair with value 2050H B-> 20H C-> 50H

Its similar to 2 MVI instruction ie
MVI B,20H
MVI C,50H



# LDA

**LDA** 

16-bit address

Load Accumulator with contents stored at an address
[A] <- [[address]]

The contents from the address (addresses in 8085 are 16-bit) are copied to the accumulator register. The contents of the source location remain unaltered.

Size of instruction

3 bytes

**Addressing mode** 

**Direct** 

Flags affected

None

#### **Example**

LDA 2034H //Contents stored at memory location 2034H are copied into the accumulator.







# STA

**STA** 

16-bit address value

Store from the accumulator into a memory location [address] <- [A]

The contents of the accumulator register are copied into a memory location, which is specified by the operand.

Size of instruction

3 bytes

**Addressing mode** 

Direct

Flags affected

None

**Example** 

STA 1000H







# **LDAX**

**LDAX** 

Either B/D Register Pair Load accumulator with data at the memory location pointed by the contents of the register pair.

[A] <- [[rp]]

The contents of the mentioned register pair point to a memory location. LDAX instruction copies the contents of that particular memory location into the accumulator register. Neither the contents of the register pair nor that of the memory location is altered.

#### Size of instruction

3 bytes

#### **Addressing mode**

Register Indirect

#### Flags affected

None

#### Example


LDAX B

LDAX D




#### **BEFORE EXECUTION**

# A F B C D 20 E 30



#### **AFTER EXECUTION**





# STAX

**STAX** 

Register pair

Store contents of the accumulator into other register pair [[RP]] <- [A]

The contents of the accumulator register are copied into the memory specified by the register pair in the operand.

**Size of instruction** 

1 byte

**Addressing mode** 

Indirect

Flags affected

None

**Example** 


STAX B

STAX D



**BEFORE EXECUTION** 

#### **AFTER EXECUTION**





# LHLD

**LHLD** 

16-bit address

Load the H-L registers with contents
location at memory locations given by the
address value
[L] <- [[address]]
[H] <- [[address+1]]

The LHLD instruction copies the contents of a specified memory location pointed out by a 16-bit address into register L. The contents of the next memory location are copied into register H.

Size of instruction

3 bytes

**Addressing mode** 

**LHLD Memory** 

Flags affected

None

Example

**LHLD 2100H** 



 LHLD 2050 Means..copy content of 2050 and 2051 to HL pair

if 2050 -> 90H 2051->5AH

LHLD 2050 implies.. L -> 90H H -> 5AH



# SHLD

**SHLD** 

16-bit address

Stores from the H-L registers into the specified location [address] <- [L] [address+1] <- [H]

The first 8-bit contents of the register L is stored into the memory location specified by the 16-bit address. The next 8-bit contents of the register H are stored into the subsequent memory location.

Size of instruction

3 bytes

**Addressing mode** 

**Direct** 

Flags affected

None

**Example** 

**SHLD 1200H** 







- LXI B,2105
- LHLD 9206
- MOV B,C
- MOV A,M
- STA 9206
- STAX D
- XCHG



### **XCHG**

XCHG None Exchange H-L with D-E [HL] <-> [DE]

The contents of register pair H-L are exchanged with the contents of the register-pair D-E.

The information stored in register H is exchanged with that of D; similarly, that in register L is exchanged with the contents of the register E.

Size of instruction

1 byte

Addressing mode

**Implicit** 

Flags affected

None

**Example** 

**XCHG** 

.



#### **BEFORE EXECUTION**

#### **AFTER EXECUTION**

D	20	E	40
Н	70	L	80

**XCHG** 

D	70	E	80
Н	20	L	40



# ARITHMATIC INSTRUCTIONS



- These instructions perform the operations like:
- Addition
- Subtract
- Increment
- Decrement

These instructions perform arithmetic operations such as addition, subtraction, increment, and decrement.

- Addition Any 8-bit number, or the contents of a register or the contents of a memory location can be added to the contents of the accumulator and the sum is stored in the accumulator. No two other 8-bit registers can be added directly (e.g., the contents of register B cannot be added directly to the contents of the register C). The instruction DAD is an exception; it adds 16-bit data directly in register pairs.
- **Subtraction** Any 8-bit number, or the contents of a register, or the contents of a memory location can be subtracted from the contents of the accumulator and the results stored in the accumulator. The subtraction is performed in 2's compliment, and the results if negative, are expressed in 2's complement. No two other registers can be subtracted directly.
- Increment/Decrement The 8-bit contents of a register or a memory location can be incremented or decrement by 1. Similarly, the 16-bit contents of a register pair (such as BC) can be incremented or decrement by 1.



### **Arithmetic Instructions**

#### **\*ADD**

- ADD r or M
- ADC r or M
- ADI 8 bit data
- ACI 8 bit data
- DAD rp

#### **\*SUB**

- •SUB r or M
- SBB r or M
- SUI 8 bit data
- ·SBI 8 bit data
- **♦INR** r or M
- ❖DCR r or M
- ❖INX rp
- ❖DCX rp
- **\*DAA**



### ADD

Opcode	Operand	Description
ADD	R M	Add register or memory to accumulator

- ☐ The contents of register or memory are added to the contents of accumulator.
- ☐ The result is stored in accumulator.
- ☐ If the operand is memory location, its address is specified by H-L pair.
- ☐ Example: ADD B or ADD M




Instruction: ADD B

#### Register contents before Execution

A 9A<sub>h</sub>

B 89 h



#### Register contents after Execution

A 23<sub>h</sub>

B 89<sub>h</sub>

1001 1010 1000 1001 0010 0011

Flag: S=0, Z=0, AC=1, P=0 and CY=1


Note: All flags are affected during the execution of arithmetic instruction.



# Example: ADD M


# ADD M A=A+M

### **Before Execution**





### **After Execution**



10

2050



### **ADC**


# Example

Instruction: ADC B

#### Register contents before Execution

A 9A<sub>h</sub>

B 89<sub>h</sub>



#### Register contents after Execution

A 24<sub>h</sub>


B 89<sub>h</sub>

Flag: S=0, Z=0, AC=0, P=0 and C=1 1001 1010 1000 1001 1

Flag: S=0, Z=0, AC=1 , P=1 and CY=1



### **ADC M**





### **ADI**

Opcode	Operand	Description
ADI	8-bit data	Add immediate to accumulator

☐ The 8-bit data is added to the contents of accumulator.

- ☐ The result is stored in accumulator.
- **☐** All flags are modified to reflect the result of the addition.

☐ Example: ADI 45 H



### ADI DATA


# Example

Instruction: ADI B2h

#### Register contents before Execution

A

C4<sub>h</sub>



Flag: S=0, Z=0, AC=0, P=0 and CY=0

#### Register contents after Execution

A

76 <sub>h</sub>

Flag: S=0, Z=0, AC=0 , P=0 and CY=1

1100 0100 1011 0010 0111 0110



### ACI

Opcode	Operand	Description
ACI		Add immediate to accumulator with carry

- The 8-bit data and the Carry Flag (CY) are added to the contents of accumulator.
- ☐ The result is stored in accumulator.
- All flags are modified to reflect the result of the addition.




Instruction: ACI 15h

#### Register contents before Execution

A

38 h



#### Register contents after Execution

A

4E<sub>h</sub>

Flag: S=0, Z=0, AC=0 , P=0 and C=1

0011 1000 0001 0101 1 0100 1110 Flag: S=0, Z=0, AC=0, P=1 and CY=0



# DAD

Opcode	Operand	Description
DAD	Reg. pair	Add register pair to H-L pair

- ☐ The 16-bit contents of the register pair are added to the contents of H-L pair.
- ☐ The result is stored in H-L pair.
- ☐ If the result is larger than 16 bits, then CY is set.
- No other flags are changed.
- ☐ Example: DAD B or DAD D



Instruction: DAD B

Register contents before Execution

HL 2233 h

BC 1122 h

Register contents after Execution

HL 3355 h

BC 1122 h

Note: No flags are affected except Carry Flag.



### **Subtraction**

- Any 8-bit number, or the contents of register, or the contents of memory location can be subtracted from the contents of accumulator.
- ☐ The result is stored in the accumulator.
- □ Subtraction is performed in 2's complement form.
- If the result is negative, it is stored in 2's complement form.
- No two other 8-bit registers can be subtracted directly.



# **SUB**

Opcode	Operand	Description
SUB	R M	Subtract register or memory from accumulator

- ☐ The contents of the register or memory location are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- ☐ If the operand is memory location, its address is specified by H-L pair.
- ☐ All flags are modified to reflect the result of subtraction.
- ☐ Example: SUB B or SUB M



### BEFORE EXECUTION

A 09

В С 04

D Е

H L

# SUBC A=A-C

#### **AFTEREXECUTION**

A. 05

B. C 04

D E

H I

09-04=05

#### BEFORE EXECUTION

50

A 14

B C
D E
H 20 L

SUBM A=A-M

10 2050

### AFTER EXECUTION

A 04

B C
D E
H 20 L 50

10

4-10-04

2050

### **SBB**

Opcode	Operand	Description
SBB	R M	Subtract register or memory from accumulator with borrow

- □ The contents of the register or memory location and Borrow Flag (i.e. CY) are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- All flags are modified to reflect the result of subtraction.
- Example: SBB B or SBB M



Instruction: SBB B

#### Register contents before instruction

A 40 h

B 20<sub>h</sub>

Register contents after Execution

A 1F<sub>h</sub>

B 20 h

Flag: S=0, Z=0, AC=0, P=0 and C=1 0100 0000 0010 0000 1 Flag: S=0, Z=0, AC=1, P=0 and CY=0



# SUI

Opcode	Operand	Description
SUI	8-bit data	Subtract immediate from accumulator

- The 8-bit data is subtracted from the contents of the accumulator.
- □ The result is stored in accumulator.
- ☐ All flags are modified to reflect the result of subtraction.
- ☐ Example: SUI 05H




Instruction: SUI 13h

#### Register contents before Execution

A

05 h



Flag: S=0, Z=0, AC=0 , P=0 and CY=0

#### Register contents after Execution

A

F2<sub>h</sub>

Flag: S=1, Z=0, AC=0, P=0 and CY=1



# SBI

# SBI 8-bit data Subtract immediate from accumulator with borrow

- ☐ The 8-bit data and the Borrow Flag (i.e. CY) is subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- ☐ All flags are modified to reflect the result of subtraction.
- ☐ Example: SBI 45 H




Instruction: SBI 13h

#### Register contents before Execution

A

18<sub>h</sub>



#### Register contents after Execution

A

04<sub>h</sub>

Flag: S=0, Z=0, AC=0, P=0 and C=1

0001 1000 00011 0000 0000 0100

Flag: S=0, Z=0, AC=0, P=0 and CY=0



### Increment / Decrement

- ☐ The 8-bit contents of a register or a memory location can be incremented or decremented by 1.
- ☐ The 16-bit contents of a register pair can be incremented or decremented by 1.
- ☐ Increment or decrement can be performed on any register or a memory location.



### **INR**

Opcode	Operand	Description
INR	R M	Increment register or memory by 1

- ☐ The contents of register or memory location are incremented by 1.
- ☐ The result is stored in the same place.
- ☐ If the operand is a memory location, its address is specified by the contents of H-L pair.
- ☐ Example: INR B or INR M




Instruction: INR E

Register contents before Execution

E

1C h



Register contents after Execution


E 1D<sub>h</sub>


Note: Except Carry Flag, all flags are affected depend upon the result.



Instruction: DCR M

#### Register contents before Execution





#### Register contents after Execution

*HL* 8500<sub>h</sub>

#### **MEMORY**

84FF 7Ah 8500 07h 8501 45<sub>h</sub> 8502 F4<sub>h</sub>

Note: Except Carry Flag, all flags are affected depend upon the result.




Instruction: INX D

Register contents before Execution

DE

A103 h



Register contents after Execution

DE A104 h

Note: No Flags are affected.




Instruction: DCX H

Register contents before Execution

HL

FFFF<sub>h</sub>



Register contents after Execution

HL FFFE h

Note: No Flags are affected.




Instruction: DAA

#### Register contents before Execution

A

6C<sub>h</sub>



#### Register contents after Execution

A T

72<sub>h</sub>

Flag: S=0, Z=0, AC=0 , P=0 and CY=0 0110 1100 0000 0110 0111 0010 Flag: S=0, Z=0, AC=1 , P=1 and CY=0



### **Logical Instructions**

☐ These instructions perform logical operations on data stored in registers, memory and status flags.

- ☐ The logical operations are:
- > AND
- > OR
- > XOR
- Rotate
- Compare
- Complement



### AND, OR, XOR

- Any 8-bit data, or the contents of register, or memory location can logically have
- AND operation
- OR operation
- XOR operation
  - with the contents of accumulator.
- ☐ The result is stored in accumulator.

de

ANA R M

Logical AND register or memory with accumulator

- The contents of the accumulator are logically ANDed with the contents of register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result of the operation.
- CY is reset and AC is set.
- **Example:** ANA B or ANA M.



Instruction: ANA C


## Register contents before Execution

A

62<sub>h</sub>

С

4A<sub>h</sub>



#### Register contents after Execution

A

42 <sub>h</sub>

C

4A<sub>h</sub>

Flag: S=0, Z=0, AC=0, P=0 and CY=0

0110 0010 0100 1010 0100 0010

Flag: S=0, Z=0, AC=1 , P=1 and CY=0

Note: S, Z, P flags are affected during the execution of AND instruction. CY=0 AC=1



Opcode	Operand	Description
ANI	8-bit data	Logical AND immediate with accumulator


- □ The contents of the accumulator are logically ANDed with the 8-bit data.
- ☐ The result is placed in the accumulator.
- □ S, Z, P are modified to reflect the result.
- ☐ CY is reset, AC is set.
- ☐ Example: ANI 86H.



**ANI** 15h Instruction:

#### Register contents before Execution

62<sub>h</sub> Α



#### Register contents after Execution

A

00 h

Flag: S=0, Z=0, AC=0,

0110 0010 P=0 and CY=0 0001 0101 0000 0000 Flag: S=0, Z=1, AC=1, P=1 and CY=0



Opcode	Operand	Description
ORA	R M	Logical OR register or memory with accumulator

- The contents of the accumulator are logically ORed with the contents of the register or memory.
- The result is placed in the accumulator.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- S, Z, P are modified to reflect the result.
- CY and AC are reset.
- Example: ORAB or ORA M



Instruction: ORA C

#### Register contents before Execution

A

62 h

C

4A<sub>h</sub>

#### Register contents after Execution

A

6A<sub>h</sub>

C

4A h

Flag: S=0, Z=0, AC=0 , P=0 and CY=0 0110 0010 0100 1010 0110 1010

Flag: S=0, Z=0, AC=0 , P=1 and CY=0

Note: S, Z, P flags are affected during the execution of OR instruction. CY=0 AC=0



Opcode	Operand	Description
ORI	8-bit data	Logical OR immediate with accumulator

- ☐ The contents of the accumulator are logically ORed with the 8-bit data.
- ☐ The result is placed in the accumulator.
- □S, Z, P are modified to reflect the result.
- **QCY** and AC are reset.
- □Example: ORI 86H.




Instruction: ORI 15h

Register contents before Execution

A

62<sub>h</sub>



Register contents after Execution

Α

77 h

Flag: S=0, Z=0, AC=0 , P=0 and CY=0

0110 0010 0001 0101 0111 0111 Flag: S=0, Z=0, AC=0 , P=1 and CY=0



Opcode	Operand	Description
XRA	R M	Logical XOR register or memory with accumulator

- □ The contents of the accumulator are XORed with the contents of the register or memory.
- The result is placed in the accumulator.
- □ If the operand is a memory location, its address is specified by the contents of H-L pair.
- □ S, Z, P are modified to reflect the result of the operation.
- CY and AC are reset.
- ☐ Example: XRA B or XRA M.



Instruction: XRA E

#### Register contents before Execution

A EE h

**E** 5A<sub>h</sub>

Flag: S=0, Z=0, AC=0 , P=0 and CY=0

#### Register contents after Execution

A B4 h

**E** 5A<sub>h</sub>

1110 1110 0101 1010 1011 0100

Flag: S=0, Z=0, AC=0 , P=1 and CY=0

Note: S, Z, P flags are affected during the execution of XOR instruction. CY=0 AC=0



Opcode	Operand	Description
XRI	8-bit data	XOR immediate with accumulator

- ☐ The contents of the accumulator are XORed with the 8-bit data.
- The result is placed in the accumulator.
- □ S, Z, P are modified to reflect the result.
- CY and AC are reset.
- ☐ Example: XRI 86H.



Instruction: XRI 18h

#### Register contents before Execution

A

C3<sub>h</sub>

#### Register contents after Execution

Α

DB<sub>h</sub>

Flag: S=0, Z=0, AC=0, P=0 and CY=0

1100 0011 0001 1000 1101 1011 Flag: S=0, Z=0, AC=0 , P=1 and CY=0




## Complement

Opcode	Operand	Description
CMA	None	Complement accumulator

- The contents of accumulator can be complemented.
- Each 0 is replaced by 1 and each 1 is replaced by 0.



Instruction: CMA



Note: No Flags are affected.



#### Compare

- □ Any 8-bit data, or the contents of register, or memory location can be compares for:
- Equality
- Greater Than
- Less Than
- with the contents of accumulator.
- ☐ The result is reflected in status flags.



Opcode	Operand	Description
CMP	R M	Compare register or memory with accumulator

The contents of the operand (register or memory) are compared with the contents of the accumulator.

☐ Both contents are preserved.



Instruction: CMP L

#### Register contents before Execution

#### Register contents after Execution



Flag: Z=0 and CY=1

Note: Besides Z and CY, All other Flags are also affected.



Opcode	Operand	Description
CPI	8-bit data	Compare immediate with accumulator

☐ The 8-bit data is compared with the contents of accumulator.

☐ The values being compared remain unchanged




Instruction: CPI 45h

Register contents before Execution

Α

62<sub>h</sub>

Flag: Z=0 and CY=0



Register contents after Execution

A

62<sub>h</sub>

Flag: Z=0 and CY=0

0110 0010 0100 0101 0001 1101



## Rotate- Each bit in the accumulator can be shifted either left or right to the next position.


Opcode (	Operand	Description
RLC No	one Rotate	accumulator left

- ☐ Each binary bit of the accumulator is rotated left by one position.
- ☐ Bit D7 is placed in the position of D0 as well as in the Carry flag.
- CY is modified according to bit D7.
- □ S, Z, P, AC are not affected.
- ☐ Example: RLC.



Instruction: RLC

# Register contents before Execution CY A 1 0 1 0 1 1






Opcode	Operand	Description
RRC	None	Rotate accumulator right


- Each binary bit of the accumulator is rotated right by one position.
- Bit D0 is placed in the position of D7 as well as in the Carry flag.
- CY is modified according to bit D0.
- □ S, Z, P, AC are not affected.
- Example: RRC.



Instruction: RRC

#### Register contents before Execution








Opcode	Operand	Description
RAL	None	Rotate accumulator left through carry


- Each binary bit of the accumulator is rotated left by one position through the Carry flag.
- □ Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0.
- ☐ CY is modified according to bit D7.
- □ S, Z, P, AC are not affected.
- ☐ Example: RAL.



Instruction: RAL

## Register contents before Execution








Opcode	Operand	Description
RAR	None	Rotate accumulator right through carry


- Each binary bit of the accumulator is rotated right by one position through the Carry flag.
- □ Bit D0 is placed in the Carry flag, and the Carry flag is placed in the most significant position D7.
- CY is modified according to bit D0.
- □ S, Z, P, AC are not affected.
- Example: RAR.



Instruction: RAR

#### Register contents before Execution







d Description
Complement carry

- ☐ The Carry flag is complemented.
- No other flags are affected.
- □ Example: CMC => c=c'



#### Opcode Operand

**Description** 

STC

None

Set carry

- ☐ The Carry flag is set to 1.
- No other flags are affected.
- ☐ Example: STC CF=1



## BRANCHING INSTRUCTIONS



- The branch group instructions allows the microprocessor to change the sequence of program either conditionally or under certain test conditions. The group includes,
- (1) Jump instructions,
- (2) Call and Return instructions,
- (3) Restart instructions,



#### **Branching Instructions**

- ❖Jump Unconditionally
- **❖Jump Conditionally** 
  - ·JC, JNC
  - ·JP, JM
  - ·JPE, JPO
  - JZ, JNZ
- **❖Call Unconditionally**
- **❖Call Conditionally**
  - ·CC, CNC
  - ·CP, CM
  - ·CPE, CPO
  - ·CZ, CNZ
- ❖Return Unconditionally
- ❖Return Conditionally
- **\*RST**
- **⇔PCHL**



Opcode	Operand	Description
JMP	16-bit address	Jump unconditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.
- **Example:** JMP 2034 H.




Instruction: JMP 8500h

Register contents before Execution

PC

8000<sub>h</sub>



Register contents after Execution

PC

8500<sub>h</sub>

Note: No Flags are affected.



Opcode	Operand	Description
Jx	16-bit address	Jump conditionally

 The program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW.

• **Example:** JZ 2034 H.



## **Jump Conditionally**

Opcode	Description	Status Flags
JC	Jump if Carry	CY = 1
JNC	Jump if No Carry	CY = 0
JZ	Jump if Zero	Z = 1
JNZ	Jump if No Zero	Z = 0
JPE	Jump if Parity Even	P = 1
JPO	Jump if Parity Odd	P = 0
JP	Jump if positive	S=0
JM	Jump if negative	S=1




Opcode	Operand	Description
CALL	16-bit address	Call unconditionally

- The program sequence is transferred to the memory location specified by the 16-bit address given in the operand.
- Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack.
- Example: CALL 2034 H.



#### Example

Instruction: CALL 8500h



Note: No Flags are affected.



#### **Call Conditionally**

Opcode	Description	Status Flags
CC	Call if Carry	CY = 1
CNC	Call if No Carry	CY = 0
CP	Call if Positive	S = 0
CM	Call if Minus	S = 1
CZ	Call if Zero	Z = 1
CNZ	Call if No Zero	Z = 0
CPE	Call if Parity Even	P = 1
CPO	Call if Parity Odd	P = 0



# OpcodeOperandDescriptionRETNoneReturn unconditionally

- The program sequence is transferred from the subroutine to the calling program.
- The two bytes from the top of the stack are copied into the program counter, and program execution begins at the new address.
- Example: RET.



#### Example

Instruction: RET

	ster contents re Execution		_	er contents after Execution
PC	8000 <sub>h</sub>		PC	9000 <sub>h</sub>
SP	1001 <sub>h</sub>	•	SP	1003 <sub>h</sub>
	STACK			
1000			,	STACK
1001	00		1000	
1002	90h		1001	
1003	9Ch		1002	
	30		1003	9Ch

Note: No Flags are affected.



#### **Return Conditionally**

Opcode	Description	Status Flags
RC	Return if Carry	CY = 1
RNC	Return if No Carry	CY = 0
RP	Return if Positive	S = 0
RM	Return if Minus	S = 1
RZ	Return if Zero	Z = 1
RNZ	Return if No Zero	Z = 0
RPE	Return if Parity Even	P = 1
RPO	Return if Parity Odd	P = 0



Opcode	Operand	Description
RST	0 - 7	Restart (Software Interrupts)

- The RST instruction jumps the control to one of eight memory locations depending upon the number.
- These are used as software instructions in a program to transfer program execution to one of the eight locations.
- Example: RST 1 or RST 2 ....



Instruction Code	Vector Address
RST 0	0*8=0000н
RST 1	1*8=0008 <sub>H</sub>
RST 2	2*8=0010 <sub>H</sub>
RST 3	3*8=0018н
RST 4	4*8=0020 <sub>H</sub>
RST 5	<b>5*8=0028</b> н
RST 6	6*8=0030 <sub>H</sub>
RST 7	<b>7*8=0038</b> <sub>H</sub>



#### STACK,I/O & MACHINE INSTRUCTIONS



## SPHL-Copy H and L registers to the stack pointer

Opcode Operand
SPHL None

This instruction loads the contents of H-L pair into SP.

Example: SPHL

#### BEFORE EXECUTION

SP H 25 L 00

### SPHL

#### **AFTER EXECUTION**

SP		2500	
H	25	00	



### XTHL-Exchange H and L with top of stack

Opcode Operand

XTHL None


□ The contents of L register are exchanged with the location pointed out by the contents of the SP.

☐ The contents of H register are exchanged with the next location (SP + 1).

**Example:** XTHL

BEFORE EXECUTION

AFTER EXECUTION





Opcode	Operand	Description
PCHL	None	Load program counter with H- L contents

☐ The contents of registers H and L are copied into the program counter (PC).

☐ The contents of H are placed as the high-order byte and the contents of L as the low-order byte.

**Example:** PCHL

#### PUSH-Push register pair onto stack

Opcode Operand


PUSH Reg. pair

- The contents of register pair are copied onto stack.
- □ SP is decremented and the contents of high-order registers (B, D, H, A) are copied into stack.
- □ SP is again decremented and the contents of low-order registers (C, E, L, Flags) are copied into stack.

Example: PUSH B



#### **PUSH H**





#### POP- Pop stack to register pair

Opcode Operand
POP Reg. pair

☐ The contents of top of stack are copied into register pair.


□The contents of location pointed out by SP are copied to the loworder register (C, E, L, Flags).

□SP is incremented and the contents of location are copied to the high-order register (B, D, H, A).

**Example: POP H** 



#### POP H



## IN- Copy data to accumulator from a port with 8-bit address

Opcode Operand

IN

8-bit port address

☐ The contents of I/O port are copied into accumulator.

Example: IN 8CH

BEFORE EXECUTION

POR T 80<sub>H</sub>

10

A

IN 80H AFTER EXECUTION

POR T

10

A

10

## OUT- Copy data from accumulator to a port with 8-bit address

Opcode Operand
OUT 8-bit port address

□The contents of accumulator are copied into the I/O port.

**Example:** OUT 78H

BEFORE EXECUTION

POR Т 50н

10

**A** 40

OUT

50H

AFTER

EXECUTION

POR T

**40** 

**A** 40




Opcode	Operand	Description
NOP	None	No operation

□No operation is performed.

☐ The instruction is fetched and decoded but no operation is executed.

**Example:** NOP



□ The CPU finishes executing the current instruction and halts any further execution.

An interrupt or reset is necessary to exit from the halt state.

**□Example:** HLT



Opcode	Operand	Description
DI	None	Disable interrupt

☐ The interrupt enable flip-flop is reset and all the interrupts except the TRAP are disabled.

□No flags are affected.

**Example:** DI



Opcode	Operand	Description
El	None	Enable interrupt


- □ The interrupt enable flip-flop is set and all interrupts are enabled.
- □No flags are affected.
- ☐ This instruction is necessary to re-enable the interrupts (except TRAP).
- **□Example:** EI



Opcode	Operand	Description
RIM	None	Read Interrupt Mask

- □ This is a multipurpose instruction used to read the status of interrupts 7.5, 6.5, 5.5 and read serial data input bit.
- The instruction loads eight bits in the accumulator with the following interpretations.
- □**Example:** RIM

#### RIM






Opcode	Operand	Description
SIM	None	Set Interrupt Mask

- □ This is a multipurpose instruction and used to implement the 8085 interrupts 7.5, 6.5, 5.5, and serial data output.
- ☐ The instruction interprets the accumulator contents as follows.
- **□Example:** SIM

#### SIM





#### Multi Byte Addition Algorithm

- Clear the carry flag
- 2. Initialize one register (Reg C) with the length of the data
- 3. Initialize one register pair (HL) with the starting address of the first data
- 4. Initialize one register pair (DE) with the starting address of the second data
- 5. Move the content of DE to accumulator
- 6. Add the contents of DE and memory with carry
- 7. Move the accumulator content to memory
- 8. Increment HL and DE pairs
- 9. Decrement the counter register (Reg C)
- 10. Check for zero, if not zero, go to step 5
- 11. Stop



#### Multi byte Addition

```
STC cy=1
```

MOV C, A 
$$c=4$$

ADC 
$$M A = A + (M) + CY$$

MOV M, A

INX D DE=9304

INX H HL= 9204

DCR C C=0

JNZ L1

**HLT** 

02030805 0104121A



#### Largest value in an array

- 1. Initialize one register pair (HL) with the starting address of the array
- 2. Initialize one register (Reg B) with one count less than the length of the array
- 3. Move the memory content to accumulator
- 4. Increment HL pair
- 5. Compare the contents of accumulator and memory
- 6. Check for carry, if no carry, go to step 8
- 7. Move the memory content to accumulator
- 8. Decrement Reg B
- 9. Check for zero, if not zero, go to step 4
- 10. Store the accumulator content in a memory location
- 11. Stop



#### Largest value in an array

```
LXIH, 9100
  MVIB, 07
  MOV A, M
L2:INXH
  CMP M
  JNC L1
  MOV A, M
L1:DCR B
  JNZ L2
  STA 9200
```

RST<sub>1</sub>