

C:/intelFPGA\_lite/pro1.v (/tb) - Default \*

Ln#	
1	module tb(a,b,sel,y,cout,zero);
2	input [3:0] a,b;
3	input [2:0] sel;
4	output reg [3:0] y;
5	output reg cout;
6	output reg zero;
7	always @(*)begin
8	case(sel)
9	3'b000: {cout, y} = a + b;
10	3'b001: {cout, y} = a - b;
11	3'b010: y = a & b;
12	3'b011: y = a   b;
13	3'b100: y = a ^ b;
14	3'b101: y = ~a;
15	3'b110: {cout, y} = a + 1;
16	3'b111: {cout, y} = a - 1;
17	default: y = 4'b0000;
18	endcase
19	zero = (y == 4'b0000) ? 1'b1 : 1'b0;
20	end
21	endmodule
22	



