



## Common source



## Test circuit:



## Experiment-NO. 3

## COMMON SOURCE AND COMMON DRAIN

Aim: To draw the schematic of common source and common drain and verify using transient analysis and DC analysis

Software required: Mentor Graphics, tanner EDA tool

theory:

a) common source:

A common source amplifier is one of three basic single-stage field-effect transistor (FET) amplifier topologies, typically used as a voltage (or) transconductance amplifier.

The signal enters through gate, and output is taken from drain. The only terminal remaining is the source hence it is common source FET circuit.

Common source is also known as single stage common emitter amplifier. Output has phase shift, Output has  $180^\circ$  phase shift of input.

Specification: Common source

Transient Analysis

DC Analysis

Stop time: 5ms

Print start time: 0ms

Sweep type: linear step


Max step time: 1us

Start time: -2.5


Print step time: 1us

stop time: 2.5

Common drain:



Test Circuit:



### b) Common Drain:

The common drain is a unity gain amplifier. It is also known as source follower. In common drain output follows the input. Application of common drain is, it acts as a buffer.

The signal at the gate is sensed and drives the load at the source which allows the source potential to follow the gate voltage.

The source follower thus worked as a buffer stage.

Specification: Common drain.

Transient Analysis

DC Analysis

Stop time: 5ms

Print start time: 0ms

Sweep type: linear step

Max step time: 1μs

Start time: -2.5



Print step time: 1μs

Stop time: 2.5

### Result:

To draw the schematic of common source and common drain and verify using transient analysis and DC analysis is done and output waveform is verified.


## Transmission gate



Truth table

A	$\bar{A}$	Vout
1	0	Vin
0	1	Z

## Test Circuit for transmission gate



## Experiment No. 4 Transmission Gate

Aim: Draw the schematic of transmission gate and verify using transient analysis.

Software required: Mentor Graphics, tanner EDA tool


Theory:

When an NMOS or PMOS is used alone as an imperfect switch, it is called as pass transistors. But when a PMOS and NMOS are combined parallel it becomes a perfect switch which allows both '0's and '1's in any acceptable fashion. This combination is called a transmission gate for the gate to operate, both the control input and its complement are required and this is called double rail logic.

Result:

To draw the schematic of transmission gate and verify using transient analysis is done and the output wave form is verified

## CMOS Inverter



$V_{in}$	$V_{out}$
0	1
1	0

## Experiment No: 5

Aim: Write switch level Verilog code and Verify using test bench

- (i) CMOS INVERTER
- (ii) 2 input NAND Gate
- (iii) CMOS 2 input NOR gate
- (iv) CMOS 2 input XOR gate.

Software required: Questa simulator

(i) CMOS INVERTER:

program: Inverter.v

```
Module inverter(Vout, Vin);
```

```
input Vin;
```

```
Output Vout;
```

```
Supply1 pwr;
```

```
Supply0 gnd;
```

```
pmos (Vout, pwr, Vin);
```

```
nmos (Vout, pwr, gnd, Vin);
```

```
end module
```

TestBench module: Inverter\_test.v

```
`timescale 1ns/1ns
```

```
module inv_test;
```

```
wire Vout;
```

```
reg Vin;
```


```
inverter il (Vout, Vin);
```

```
initial
```

```
begin
```



## NAND Gate



$in1$	$in2$	Out
0	0	1
0	1	1
1	0	1
1	1	0

```
Vin = 'b0; #10;
```

```
Vin = 'b0; #10;
```

```
Vin = 'bX; #10;
```

```
Vin = 'bZ; #10;
```

```
end
```

```
endmodule
```

(ii) CMOS two input NAND Gate:

Program: Nandg.v

```
`timescale 1ns/1ns
```

```
module nandgate (out, in1, in2);
```

```
output out;
```

```
input in1, in2;
```

```
Supply1 pwr;
```

```
Supply0 gnd;
```

```
wire contact;
```

```
pmos (out, pwr, in1);
```

```
pmos (out, pwr, in2);
```

```
nmos (out, contact, in1);
```

```
nmos (contact, gnd, in2);
```

```
endmodule
```

Test Bench Module: Nand\_test.v

```
`timescale 1ns/1ns
```

```
module nand_test;
```

```
wire out;
```

```
reg in1, in2;
```


```
`use nandgate n1 (out, in1, in2);
```

```
initial
```

```
begin
```

```
in1 = 'b0; in2 = 'b0; #10;
```

NOR gate.



in1	in2	Out
0	0	1
0	1	0
1	0	0
1	1	0

```
in1 = 'b0 ; in2 = 'b1; #10;
```

```
in1 = 'b1 ; in2 = 'b0; #10;
```

```
in1 = 'b1 ; in2 = 'b1; #10;
```

```
end
```

```
endmodule
```

(iii) CMOS two nor gate:

program: Norq.v

```
"timescale 1ns/1ns
```

```
module norgate (out, in1, in2);
```

```
output out;
```

```
input in1, in2;
```

```
Supply1 pwr;
```

```
Supply0 gnd;
```

```
wire contact;
```

```
pmos (contact, pwr, in1);
```

```
pmos (out, contact, in2);
```

```
nmos (out, gnd, in1);
```

```
nmos (out, gnd, in2);
```

```
endmodule
```

Test bench module: Nor\_test.v

```
"timescale 1ns/1ns
```

```
module nor_test,
```

```
wire out;
```

```
reg in1, in2;
```

```
norgate n1 (out, in1, in2);
```


```
initial
```

```
begin
```

```
in1 = 'b0; in2 = 'b0; #10
```

```
in1 = 'b0; in2 = 'b1; #10
```

# XOR gate



a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

```
in1 = 1'b1; in2 = 1'b0; #10;
```

```
in1 = 1'b1; in2 = 1'b1; #10;
```

```
end
```

```
endmodule
```

(iv)

EXOR Gate

program: Exorg.v

```
*timescale 1ns/1ns
```

```
module xorgate (out, a, b);
```

```
output out;
```

```
input a, b;
```

```
supply1 pwr;
```

```
Supply0 gnd;
```

```
wire w1, w2, w3, w4;
```

```
pmos p1(w2, pwr, ~b);
```

```
pmos p2(out, w2, a);
```

```
pmos p3(w2, pwr, ~b);
```

```
pmos p4(out, w2, a);
```

```
nmos n1(out, w4, b);
```

```
nmos n2(out, w3, ~b);
```

```
nmos n3(w4, gnd, a);
```

```
nmos n4(w3, gnd, ~a);
```

```
endmodule
```

Test bench module: Exorg-test.v

```
*timescale 1ns/1ns
```

```
module xor_test;
```

```
wire out;
```

```
reg a, b;
```

```
xorgate(out, a, b);
```

```
initial
```

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

and the other is the same as the first

```
begin
```

```
  a = 1'b0; b = 1'b0; #10;
```

```
  a = 1'b0; b = 1'b1; #10;
```

```
  a = 1'b1; b = 1'b0; #10;
```

```
  a = 1'b1; b = 1'b1; #10;
```

```
end
```


```
endmodule
```

Result:

The switch level verilog code was written and verified using test bench for CMOS inverter, CMOS two input nand gate, nor gate, xor gate.



Inverter.



in	out
0	1
1	0

## Exp No. 6

Aim: Write the verilog code for the following circuits using Gate level.

(i) CMOS inverter

(ii) two-input CMOS NAND gate

(iii) two-input CMOS NOR gate

Software required: Questa Simulator

(i) CMOS Inverter:

program:

```
module Inverter (in, out);
```

```
input in;
```

```
Output out;
```

```
not n1(out,in);
```

```
end module
```

Test Bench:

```
`timescale 1ns/1ns
```

```
module inv_test;
```

```
wire out;
```

```
reg in;
```

```
inverter i1(in, out);
```

```
initial
```

```
begin
```


```
in = 'b0; #10;
```

```
in = 'b1; #10;
```

```
end
```

```
endmodule
```

NOR gate .



$V_{in1}$	$V_{in2}$	$V_{out}$
0	0	0
0	1	0
1	0	0
1	1	1

(iii) 2-Input NOR gate


program:

```
module norgate (vin1, vin2, vout);  
  input vin1, vin2;  
  output vout;  
  NOR n3(vout, vin1, vin2);  
endmodule
```

Testbench:

```
`timescale 1ns/1ns;  
module NOR-test;  
  wire vout;  
  reg vin1, vin2;  
  NOR gate1(vout, vin1, vin2);  
  initial  
  begin  
    vin1 = 1'b0; vin2 = 1'b0; #10;  
    vin1 = 1'b0; vin2 = 1'b1; #10;  
    vin1 = 1'b1; vin2 = 1'b0; #10;  
    vin1 = 1'b1; vin2 = 1'b1; #10;  
  end  
endmodule
```

NAND Gate



Vin1	Vin2	Vout
0	0	1
0	1	1
1	0	1
1	1	0

(iii) 2- Input NAND gate


program:

```
module NAND gate (Vin1, Vin2, Vout);  
input Vin1, Vin2;  
Output Vout;  
NAND N2(Vin1, Vin2, Vout);  
endmodule
```

Test bench;

```
*timescale 1ns/1ns;  
module NAND-test;  
wire Vout;  
reg Vin1, Vin2;  
NAND gate i2(Vin1, Vin2, Vout);  
initial  
begin  
Vin1 = 1'b0; Vin2 = 1'b0; #10;  
Vin1 = 1'b0; Vin2 = 1'b1; #10;  
Vin1 = 1'b1; Vin2 = 1'b0; #10;  
Vin1 = 1'b1; Vin2 = 1'b1; #10;  
end-  
endmodule
```

Result: The gate level verilog code was written and verified using test bench for CMOS inverter, CMOS NAND gate and NOR gate.



Exp No: 67

Aim: For the following circuits write the verilog code, verify the test bench and synthesis with the given constraints.

- (i) 4 bit parallel adder
- (ii) D- flipflop
- (iii) T- Flipflop
- (iv) 4-Synchronous counter

Software required: Questa simulator.

program:

```
module fulladder (a, b, cin, s, cout);
```

```
input a, b, cin;
```

```
output s, cout;
```

```
assign s = a ^ b ^ cin;
```

```
assign cout = (a & b) | (b & cin) | (a & cin);
```

```
endmodule
```

```
module padder (x, y, cin, sum, cout);
```

```
input [3:0] x, y;
```

```
input cin;
```

```
Output [3:0] sum;
```

```
Output Cout;
```

```
wire c1, c2, c3;
```

```
fulladder stage0 (x[0], y[0], cin, sum[0], c1);
```

```
fulladder stage1 (x[1], y[1], c1, sum[1], c2);
```


```
fulladder stage2 (x[2], y[2], c2, sum[2], c3);
```

```
fulladder stage3 (x[3], y[3], c3, sum[3], cout);
```


```
endmodule
```



## D- Flipflop.



D	Q	$\bar{Q}$	state.
0	0	1	Reset
1	1	0	set



Test bench:

```
module padder_test;
```

```
reg [3:0] x, y;
```

```
reg cin;
```

```
wire [3:0] sum;
```

```
wire cout;
```

```
padder a1(x, y, cin, sum, cout);
```

```
initial
```

```
begin
```

```
x = 4'b0000; y = 4'b0000; cin = 1'b0;
```

```
#20 x = 4'b1111; y = 4'b1010;
```

```
#40 x = 4'b0100; y = 4'b0110;
```

```
#50 $finish
```

(iii) D-Flipflop and T-Flipflop

The D-Flipflop is widely used. It is known as a 'data' or 'delay' flipflop. The D-Flipflop captures the value of the D-input as a definite portion of the clock. The captured value becomes the Q output. At other times, the output Q does not change.

The D-Flipflop can be viewed as a memory cell, a zero order hold, or a delay time.

In T-Flipflop, if the T input is high, the T-Flipflop changes states ("toggles") whenever the clock input is stored. If the T-input is low, the flipflop holds the previous value.

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

1894

D Flip-flop


program:

```
module dff(q, qbar, d, clk, rst);  
    output q, qbar;  
    input clk, d, rst;  
    reg tq;  
    always @ (posedge clk or posedge rst)  
    begin  
        if (rst)  
            tq <= 1'b0;  
        else  
            tq <= d;  
        end  
    assign q = tq;  
    assign qbar = ~tq;  
endmodule
```


Test bench:

```
module dff_test;  
    reg clk, d, rst;  
    wire q, qbar;  
    dff d1(q, qbar, d, clk, rst);  
    initial  
        clk = 1'b0  
        always  
            # 10 clk = ~clk;  
    initial  
        begin
```

# T- Flipflop



T	Q	Q'	state
0	Q	Q'	Nochange
1	Q'	Q	toggle's



```
rst = 'b1';  
d = 'b0';  
#15 rst = 'b0';  
#25 d = 'b1';  
#20 d = 'b0';  
#20 d = 'b1';
```

```
end
```

```
initial
```

```
#110 $ finish
```

```
endmodule
```

T-Flipflop.

program:

```
module tff(C, q, qbar, t, clk, rst);  
output q, qbar;  
input clk, t, rst;  
reg tq;  
always @ (posedge clk or posedge rst)  
begin  
if (rst)  
tq <= 'b0;  
else  
begin  
if (t)  
tq <= ~tq;  
end  
end  
assign q = tq;
```



```
assign qbar = ~tq;  
endmodule
```

Test Bench:

```
module Tff_test;  
  reg clk, t, rst;  
  wire q, qbar;  
  tff t1(q, qbar, t, clk, rst);  
  initial  
    clk = 1'b0;  
    always  
      #10 clk = ~clk;  
    initial  
      begin  
        rst = 1'b1; t = 1'b0;  
        #15 rst = 1'b0;  
        #25 t = 1'b1;  
        #300 t = 1'b0;  
        #200 t = 1'b1;  
        #200 rst = 1'b1;  
      end  
    initial  
      #800 $finish  
endmodule
```



rst	clk	output
0	1	0000
1	0	0000
00	1	0001
00	1	0010
0	1	0011
0	1	0100
0	1	0101
0	1	0110
0	1	0111

rst	clk	output
0	1	1000
0	1	1001
0	1	1010
0	1	1011
0	1	1100
0	1	1101
0	1	1110
0	1	1111
0	1	0000

(iii)

### 4-bit Synchronous counter.

Synchronous counter, the external clock signal is connected to the clock input of every individual flip-flop within the counter so that all of the flip-flops are clocked together simultaneously at the same time giving a fixed time relationship. In other words, changes in the output occur in "Synchronisation" with the clock signal. A 4-bit Synchronous counter counts sequentially on every clock pulse the resulting outputs count upwards from 0 (0000) to 15 (1111).

program:

```
module s_counter (clk, reset, count);
```

```
input wire clk, reset;
```

```
out reg [3:0] count;
```

```
always @ (posedge clk)
```

```
if (reset)
```

```
count <= 4'b0000;
```

```
else
```

```
count <= count + 4'b0001;
```

```
endmodule
```

test bench:

```
module s_counter_test;
```

```
reg clk, reset;
```

```
wire [3:0] count;
```

```
initial
```

1. The first part of the paper is devoted to a discussion of the general principles of the theory of the structure of the atom.

2. In the second part, we shall consider the question of the influence of the external magnetic field on the energy levels of the atom. It is well known that the energy levels of the atom are split in the presence of an external magnetic field. This splitting is due to the interaction of the magnetic moment of the atom with the external magnetic field. The energy levels of the atom are split into two groups: the upper group, which is split into two levels, and the lower group, which is split into two levels. The splitting of the energy levels is proportional to the strength of the external magnetic field.

3. In the third part, we shall consider the question of the influence of the external electric field on the energy levels of the atom. It is well known that the energy levels of the atom are split in the presence of an external electric field. This splitting is due to the interaction of the electric dipole moment of the atom with the external electric field. The energy levels of the atom are split into two groups: the upper group, which is split into two levels, and the lower group, which is split into two levels. The splitting of the energy levels is proportional to the strength of the external electric field.

CONCLUSION

1. The first part of the paper is devoted to a discussion of the general principles of the theory of the structure of the atom.

```
clk = 1'b0;  
always  
# 5 clk = ~clk;  
s_counter m1(Clk, reset, count);  
Initial  
begin  
reset = 1'b0;  
#15 reset = 1'b1;  
#30 reset = 1'b0;  
#220 reset = 1'b1;  
# 15 $finish  
end  
endmodule
```

Result: The verilog code written and verified for 4-bit parallel adder, T-Flipflop, D-Flipflop and 4-bit synchronous counter.