

#### Common source




### Test circuit:




	PAGE NO EXP NO.
	Experiment-No.3
_	COMMON SOURCE AND COMMON DRAIN
-	COMMON DRAIN
	Aim. To draw the schematic of common source and
	common drain and verity using transient analysis
	and DC analysis
	The state of the s
Ì	software required: Mentor Graphics, tanger EDA tool
Ì	too)
	theory!
	0
	a) common source:
	A common source amplifier is one of three basic
	single-stage field-effect transistor [FET] amplifier
	topologies, typically used as avoitage (or) transcon-
	dutance amplifier.
	The signal enters through gotte , and output is
-	taken from drain . The only terminal remaining is
	the source hence it is common source FET circuit
	Common source is also known as single stage
	common amitter amplifier output as phase
	shift, Output has 180° phase shift of input
	Specification: common source
	transient Analysis DC Analysis
	Stoptime: 5ms
	print start time: Oms Sweep-type: hnear step
	Max step time: lus start time: -2.5
	Print step time: lus stoptime: 2.5
	·


### Common drain:



#### Test Circuit:




### Transmission gate.



Truth table


A	Ā	Vout
1	0	Vin
0	7	Z

Test Circuit for transmission gate




A Last

### CMOS Inverter



Vin	vout
0	1
76	O


# NAND Gate




inl	in 2	Out
٥	0	1
0	1	1
	0	1
1	1	0

	PAGE NO EXP. NO
	Vin = 1'00; #10;
	Vin = 1'60; #10;
	Vin = 1'0x; #10;
	VIN = 1625#10;
e	nd
endr	mdule
(ii) C	Mos two input NANO grate:
proc	pram: Nandg.v
	pescole Inslins
mod	dule nondgate (out, in1, in2):
out	out out;
inpu	t in1, in2;
Supp	lyl pwz;
Sup	ply 0 gnd:
wire	contact;
pmo	s(out, por, in1);
pmo	s ( out, pwr, in2);
nmo	s Cout, contact, ini);
1	s ( contact, gnd, in 2);
	nodule
Test	Bench Module: Nand-test.V
"tim	nescole inslins
mad	ule nand-test,
	out;
neg	inl, ine;
" Use	nandgate ni (out ini.in2):
initio	al
be	gio
	in1 = 1'60; in2 = 1'60; #10;

# NOR gate.



int	in2	Out
0	0	1
0	1	D
1	0	0
)	)	0



	Moderate	
a	Ь	out
0	0	0
0	1	1
1	0	1
1	. 1	0

DATE	PAGE NO	XP. NO
DAIL	in1 = 1'b1; in2 = 1'b0; #10;	
	in 1 = 1'b1; in 2 = 1'b1; # 10;	
	end	
	endmodule	
(N)	EXOR GIOTE	
	program: Exorg. V	
	"timescole ins lins	
	module xorgate (out ab):	
	output out;	
	input o, b;	
	supply poor:	
	Supplyo and;	
	wixe w1, w2, w3, w4;	
	pmos pi ( w2, pwx, ~b);	
	pmos p2(out, w2, a);	
	pmos p3 (w2, pwx, nb);	
	pmos py(out, wz, a);	
	nmos ni (out, w, b);	
	nmag n2 (out, w3, mb);	
	nmos n3 (wy. gnd,a);	
	nmos n4 (w3, gnd, va);	
	endmodule	
	Test bench module: Exorg-test.V	
	timescale inslins	
	medule xor test:	
	wire out:	
	reg a, b;	
	xorgate(out, a, b);	
	initial	NHCE, BANGALORE


and the same of the same

A second

	PAGE NO	EXP. NO	***********
hegin	- 1 - 1 · 1 · 4 · 10		
Q=1.px	0; b=1'b0; #10;		
	0; b= ib1; # 10;		
	1 b = 100; #10;		
a=1'b	1: b=ib1;#10;		
end			
endmodu	le		
Result:			
The swit	ch level veril	og code was writter	and
verified c	ising test benc	h for cmos inverter,	cmas
two inne	it nond gat	e, non gote, xon gote.	
	y		
1			
-			

-


Inverter.



in	out
0	1
1	0


	Г.	0 110 0	
	t	p NO. 6	-
Am: Waii	te the verile	og code	for the following
(i) CMOS			
	input cmos N	AND gote	
	input cmos h		
CIIIZ CCC	1		
Software	e required: (	Juesta Si	mulator
	950	<u></u>	
(i) CMOS	Inverter:		
progran	n:		
madule	e inverter C	in, Out);	
input ir	);		
Output	Out;		
not ni (	out, in);		
end mod	dule		
Test Ber	icn:		
"timesco	ale Inslins		
module	inv_test:		
	-;		
reg in:			
3	(in, Out);		
1	,		
I .			
in = 160;	# 10;		
in=101;	<b>*</b> 10;		
end			
endmod	.1.		NHCE

NOR gote.




Vinl	VIOZ	Vout
0	0	0
0	1	٥
Øl	0	٥
1	)	1

NAND Grate.



Vnl	Vin 2	Vout
0	0	١
0	1	١
١	0	١
١	1	O

DATE	PAGE NO EXP NO.
	(iii) 2 - Input NAND gate.
	program:
	module NAND gate (Vin), vin2, yout);
	input vin1. Vin2:
	Output vout:
	NAND N2CVINI, VIN2 Yout);
	endmodule.
	Test bench;
	"timescale inslins:
	module NAND-test;
	coise vout:
	acq vin1, vin2;
	NAND gate is CVIDI, VIDS, VOLA):
	initial
	begin
	Vini = 100; Vin2 = 100; #10;
	Vins = 1'b0; Vin2 = 1'b1; #10;
	Vini = 1'b1; vin2 = 1'00; #10;
	Vini= ibi: Vin2 = ibi: #10;
	end-
	endmodule
	Result: The gote level verilog code was written and verified using test beach for amos invester.
	chos NAND gate and NOR gate.




the distribution of the second


. . . .

endmodule

# D- FlipHop.



D	9	8	state.
0	0	0	Reset set




E :	PAGE NO. EXP NO.
-	Test bench:
	module padder test:
	seg [3:0] x,y:
	oreg cin;
	oire [3:0] sum:
	pixe cout:
	odder allx, y, cin, sum, cout);
	nitial
4	peqin
	x = 4'60000; 4=4'60000; cin=1'60;
4	\$20 2=4'b1111; 4=4'b1010;
	= 40 x= 4'60100; y= 4'60110;
	\$50 \$ tinish
	ii) D-Fliptlop. and Tfilptlop
	The Do Hinton is widely used it is known as a
(	data, or 'delay, thistop. The Delip-Hop captures in
	value get the D-input as a define position of
	slock the contined value becomes the goutput.
	At a mertimes, at output a does not change in
	D- tupplop can be viewed as a memory cell, a
	rosa order hold or a delay time
11.	- Hallon it the Tipput a high, me
1.1	Line Lands States ("Todales ) with
	the clock input is stored. If the
	the plipping holds the previous value.


Andrea Steven and to have the the and the . the state of the s the second secon The second second

	PAGE NOEXP. NO
7	) Flip-Hop.
1	program:
-	adula du Ca apor d'av asti:
	nodule dff(q,qbox,d,dk,xst);
1 1	output q, qbox:
	nput ak.d.rst:
1 1	eg tq:
	always @ Consedge ak or posedge rst)
	pegin
1.1	if (sist)
1.1	tq <= 1'bo:
	else
	tq <=d;
$\dashv$	end
	assign q=tq:
	assign apar = ~ta;
$\dashv$	endmodule
	Test bench:
	module dff test;
	sieg cuk, d, sist;
	wire a abor;
	aff dicq, abox, a, ax, rst);
	initial
	CIK = 1'60
	always
	# 10 UK = MUK;
	initial
	begin NHCE, BANG

# T- FlipHop



-	r	0,	9'	state.
(	)	8	03'	Nochange
1		9'	9	toggles



DATE	PAGE NO. EXP. NO.
	75t - 1'b1;
	d=ibo;
	#1591St = 1'b0;
	#25d = 1'bli
	#20d = 1'60;
	#20d = 1'bl;
	end
	initial
	# 110 \$ tinish
	endmodule
	T-FlipHop.
	program:
	module the Co, abor, t, ak, rst);
	autput q, about;
	input clk, t, 91st;
	neg tq:
	always & Choseage ark or poseage onst)
	begin
	it Const)
	tq <= 1'b0;
	else
	begin
	£ (t)
	tq <= >tq;
	end
	end
	assign q= tq:

DATE	PAGE NO	EXP. NO.
	assign abox = ntq:	
	endmodule	
	Test Bench:	
	module Titt-test;	
	sieg clk, t, sist;	
	when a series	
J.	initial	
	CIK = 1'00;	
	# 10 clk = wclk;	
	initial	
	begin	
	nst = 1'b1; t=1'b0;	
	#15 91St = 1'b0;	
	# 25 t = 1'bi.	
	# 300t = 1'b0;	
	# 200 t = 1'b1;	
	# 200 gist=1'bi;	
	end initial	
	# 800 \$ tinish	
	endmodule	

<b>1</b> 5 t	ЦK	output
0	١	0000
1	0	0000
0.0	1	0001
00	ł	0010
Ď	١	0011
D	1	0100
D	1	0101
O	ì	0110
0	1	0111

Y 5+	uĸ	output
0	1	1000
0	1	100)
0	1	1010
0	1	1061
0	1	1100
O	1	1101
0	1	1110
0	1	1111
0	1	0000

and the second second The same of the same of and the same with the same of and the second is the second s Annual of the second se

See	PAGE NO. EXP. NO.
	CIK = 160,
	always
	# 5 ak= mak;
	S-counter mi Cak, aesct, count);
	Initial
	begin
	Dieset = 1'b0;
_	#15 Deset =1'bi
_	#30 neset = 1'60;
	\$ 220 reset = 1'b1;
	# 15 Stinish
	end
	endmodule.
	4-bit parallel adder. T-Fliptiop, D-Fliptiop and 4-bit synchronous counter.
-	
1	