### HALF ADDERS:

```
module Half_adder (
                                                  module half_adder_tb;
  input a,b,
                                                  reg a,b;
  output sum, carry
                                                  wire sum, carry;
);
                                                  Half_adder uut(a,b,sum,carry);
assign sum = a ^ b;
assign carry = a & b;
                                                  initial begin
                                                  a = 0; b = 0;
endmodule
                                                  #10
                                                  b = 0; b = 1;
                                                  #10
                                                  a = 1; b = 0;
                                                  #10
                                                  b = 1; b = 1;
                                                  #10
                                                  $finish();
                                                  end
                                                  endmodule
```

## **FULL ADDERS:**

```
module full adder (
                                                    module full adder tb;
  input a,b,cin,
                                                    reg a,b,cin;
  output sum, carry
                                                    wire sum, carry;
);
  assign sum = a^b^cin;
                                                    full_adder uut(a,b,cin,sum,carry);
  assign carry = (a&b)|(b&cin)|(cin&a);
endmodule
                                                    initial begin
                                                    a = 0; b = 0; cin = 0;
                                                    #10
                                                    a = 0; b = 0; cin = 1;
                                                    #10
                                                    a = 0; b = 1; cin = 0;
                                                    #10
                                                    a = 0; b = 1; cin = 1;
                                                    #10
                                                    a = 1; b = 0; cin = 0;
                                                    #10
                                                    a = 1; b = 0; cin = 1;
                                                    #10
                                                    a = 1; b = 1; cin = 0;
                                                    #10
                                                    a =1; b = 1; cin = 1;
                                                    #10
                                                    $finish();
                                                    end
                                                    endmodule
```

## MULTIPLEXER:

module mux(in,s,y);	module mux_tb();
output y;	reg [7:0]in;
input [7:0] in;	reg [2:0]s;
input [2:0] s;	wire y;
reg y;	mux m1(in,s,y);
always @(s)	initial
begin	begin
case(s)	in=8'b10110110;
3'b000 : y=in[0];	s[0]=1'b0;
3'b001 : y=in[1];	s[1]=1'b0;
3'b010 : y=in[2];	s[2]=1'b0;
3'b011 : y=in[3];	end
3'b100 : y=in[4];	always #40 s[2]=~s[2];
3'b101 : y=in[5];	always #20 s[1]=~s[1];
3'b110 : y=in[6];	always #10 s[0]=~s[0];
3'b111 : y=in[7];	initial
endcase	begin
end	#200 \$finish;
endmoduleend	end
endmodule	endmodule

## DEMULTIPLEXER:

module demux(y0,y1,y2,y3,y4,y5,y6,y7,s,in);	module demux_tb();
output y0,y1,y2,y3,y4,y5,y6,y7;	reg [2:0]s;
input [2:0]s;	reg in;
input in;	wire y0,y1,y2,y3,y4,y5,y6,y7;
reg y0,y1,y2,y3,y4,y5,y6,y7;	demux d1(y0,y1,y2,y3,y4,y5,y6,y7,s,in);
always @(s in)	initial
begin	begin
case(s)	in=1;
3'b000 : y0=in;	s=3'b000;
3'b001 : y1=in;	end
3'b010 : y2=in;	always #10 in=~in;
3'b011 : y3=in;	always #80 s[2]=~s[2];
3'b100 : y4=in;	always #40 s[1]=~s[1];
3'b101 : y5=in;	always #20 s[0]=~s[0];
3'b110 : y6=in;	initial
3'b111 : y7=in;	begin
endcase	#200 \$finish;
end	end
endmodule	endmodule

# FOUR BIT ADDER:

module four_bit_adder(	module four_bit_adder_tb;
input [3:0]a,b,	reg [3:0]a,b;

```
input cin,
                                                  reg cin;
  output [3:0]sum,
                                                  wire [3:0]sum;
  output c4);
                                                  wire c4;
wire c1,c2,c3;
                //Carry out of each full adder
                                                  four_bit_adder uut(a,b,cin,sum,c4);
full adder fa0(a[0],b[0],cin,sum[0],c1);
                                                  initial begin
full adder fa1(a[1],b[1],c1,sum[1],c2);
                                                  cin = 0;
full_adder fa2(a[2],b[2],c2,sum[2],c3);
                                                  a = 4'b0110;
full_adder fa3(a[3],b[3],c3,sum[3],c4);
                                                  b = 4'b1100;
                                                  #10
endmodule
                                                  a = 4'b1110;
                                                  b = 4'b1000;
module full adder (
                                                  #10
  input a,b,c,
                                                  a = 4'b0111;
  output sum, carry
                                                  b = 4'b1110;
                                                  #10
);
  assign sum = a^b^c;
                                                  a = 4'b0010;
  assign carry = (a\&b)|(b\&c)|(c\&a);
                                                  b = 4'b1001;
endmodule
                                                  #10
                                                  $finish();
                                                  end
                                                  endmodule
```

### JK FLIPFLOPS:

```
module jk_flipflop (
                                                    module jk_flipflop_tb;
  input J,
                                                       parameter PERIOD = 10; // Clock period
  input K,
                                                       parameter DURATION = 100; // Simulation
  input clk,
                                                    duration
  output Q,
                                                       reg J, K, clk;
  output Q_bar
                                                       wire Q, Q bar;
                                                      jk_flipflop jk_ff (
);
  reg state;
                                                         .J(J),
  always @(posedge clk) begin
                                                         .K(K),
    case ({J, K})
                                                         .clk(clk),
       2'b00: state <= state; // No change
                                                         .Q(Q),
       2'b01: state <= 1'b0; // Reset
                                                         .Q_bar(Q_bar)
       2'b10: state <= 1'b1; // Set
                                                      );
       2'b11: state <= ~state; // Toggle
                                                       always \#((PERIOD/2)) clk = \simclk;
    endcase
                                                       initial begin
  end
                                                           J = 0; K = 0; clk = 0;
                                                         #10 J = 1; K = 0; // Set
  assign Q = state;
  assign Q bar = "state;
                                                         #20 J = 0; K = 1; // Reset
                                                         #30 J = 1; K = 1; // Toggle
endmodule
                                                         #40 J = 0; K = 0; // No change
                                                         // Finish simulation
                                                         #DURATION $finish;
                                                       end
                                                       // Display results
```

```
initial begin
    $monitor("Time = %0t, J = %b, K = %b, Q =
%b, Q bar = %b", $time, J, K, Q, Q bar);
  end
endmodule
 set_property PACKAGE_PIN W5 [get_ports
 clk]
 set_property IOSTANDARD LVCMOS33
 [get ports clk]
 create clock -period 10.000 -name
 sys_clk_pin -waveform {0.000 5.000} -add
 [get_ports clk]
 set_property PACKAGE_PIN R2 [get_ports S]
 set_property PACKAGE_PIN T1 [get_ports R]
 set_property PACKAGE_PIN E19 [get_ports
 set_property IOSTANDARD LVCMOS33
 [get_ports Q]
 set_property IOSTANDARD LVCMOS33
 [get ports Q bar]
 set_property IOSTANDARD LVCMOS33
 [get_ports R]
 set_property IOSTANDARD LVCMOS33
 [get_ports S]
 set_property PACKAGE_PIN U16 [get_ports
 Q_bar]
```

### SR FLIPFLOPS:

```
module sr_flipflop (
                                                   module sr_flipflop_tb;
  input S,
                                                     // Parameters
  input R,
  input clk,
                                                     parameter PERIOD = 10; // Clock period
  output Q,
                                                     parameter DURATION = 100; // Simulation
                                                   duration
  output Q_bar
);
                                                     // Signals
  // Internal state variables
                                                     reg S, R, clk;
  reg state_Q, state_Q_bar;
                                                     wire Q, Q_bar;
  // Behavioral model for SR flip-flop
                                                     // Instantiate the SR flip-flop
  always @(posedge clk) begin
                                                     sr_flipflop sr_ff (
    if (R && !S) begin
                                                        .S(S),
```

```
state_Q <= 0; // Reset
                                                      .R(R),
      state_Q_bar <= 1; // Q_bar is the
                                                      .clk(clk),
complement of Q
                                                      .Q(Q),
    end else if (!R && S) begin
                                                      .Q_bar(Q_bar)
      state Q <= 1; // Set
                                                   );
      state_Q_bar <= 0; // Q_bar is the
complement of Q
                                                   // Clock generation
    end else if (!R && !S) begin
                                                   always \#((PERIOD/2)) clk = \simclk;
      state_Q <= state_Q; // No change
      state_Q_bar <= state_Q_bar; // No
                                                   // Stimulus
change
                                                   initial begin
                                                      // Initial values
    end else begin
                                                      S = 0; R = 0; clk = 0;
      state_Q <= 0; // Undefined state,
arbitrarily set to reset
      state_Q_bar <= 1; // Undefined state,</pre>
                                                      // Apply stimulus
arbitrarily set to reset
                                                      #10 S = 1; R = 0; // Set
    end
                                                      #20 S = 0; R = 1; // Reset
  end
                                                      #30 S = 1; R = 1; // Invalid input, arbitrary
                                                 behavior
                                                      #40 S = 0; R = 0; // No change
 // Output assignments
  assign Q = state_Q;
  assign Q_bar = state_Q_bar;
                                                      // Finish simulation
                                                      #DURATION $finish;
endmodule
                                                   end
                                                   // Display results
                                                   initial begin
                                                      $monitor("Time = %0t, S = %b, R = %b, Q =
                                                 %b, Q_bar = %b", $time, S, R, Q, Q_bar);
                                                   end
                                                 endmodule
                                                   set property PACKAGE PIN W5 [get ports
                                                  set property IOSTANDARD LVCMOS33
                                                  [get_ports clk]
                                                  create_clock -period 10.000 -name
                                                  sys_clk_pin -waveform {0.000 5.000} -add
                                                  [get_ports clk]
                                                  set property PACKAGE PIN R2 [get ports S]
                                                  set_property PACKAGE_PIN T1 [get_ports R]
                                                  set_property PACKAGE_PIN E19 [get_ports
                                                  set property IOSTANDARD LVCMOS33
                                                   [get_ports Q]
                                                  set_property IOSTANDARD LVCMOS33
                                                   [get_ports Q_bar]
```

set_property IOSTANDARD LVCMOS33 [get_ports R] set_property IOSTANDARD LVCMOS33 [get_ports S]
set_property PACKAGE_PIN U16 [get_ports Q_bar]

#### **UPDOWN COUNTER:**

```
module tb_counter;
module counter(
  input clk10,input rst,input ud,output
                                                  reg Clk;
[3:0]count);
                                                  reg reset;
  reg [3:0]count;
                                                  reg UpOrDown;
                                                  wire [3:0] Count;
  reg clk2;
                                                  upordown_counter uut (
  reg [27:0]n,period;
  reg [26:0]duty;
                                                    .Clk(Clk),
  initial begin
                                                    .reset(reset),
                                                    .UpOrDown(UpOrDown),
  count=0;
  period<=28'd20000000;
                                                    .Count(Count)
  n<=28'd0;
                                                  );
  duty<=27'd100000000;
                                                //Generate clock with 10 ns clk period.
                                                  initial Clk = 0;
  always @ (posedge clk10)
                                                  always #5 Clk = ~Clk;
  begin
                                                  initial begin
  n=n+1;
  if(n<=duty)
                                                    // Apply Inputs
  clk2<=1;
                                                    reset = 0;
                                                    UpOrDown = 0;
  else
  clk2<=0;
                                                    #300;
  if(n==period)
                                                    UpOrDown = 1;
  n<=0;
                                                   #300;
  end
                                                    reset = 1;
  always @ (posedge(clk2)) begin
                                                    UpOrDown = 0;
  if(rst)
                                                    #100;
  count<=0;
                                                    reset = 0;
  else if (ud==0)
                                                  end
  count<=count+1;
                                                endmodule
  else
  count<=count-1;
  end
endmodule
                                                 set property IOSTANDARD LVCMOS33
                                                 [get_ports {count[0]}]
                                                 set_property IOSTANDARD LVCMOS33
                                                 [get_ports {count[1]}]
                                                 set_property IOSTANDARD LVCMOS33
                                                 [get_ports {count[2]}]
                                                 set_property IOSTANDARD LVCMOS33
                                                 [get_ports {count[3]}]
```

```
set_property PACKAGE_PIN W5 [get_ports
clk10]
set_property PACKAGE_PIN V19 [get_ports
{count[3]}]
set_property PACKAGE_PIN U19 [get_ports
{count[2]}]
set_property PACKAGE_PIN E19 [get_ports
{count[1]}]
set property IOSTANDARD LVCMOS33
[get_ports clk10]
set property IOSTANDARD LVCMOS33
[get ports rst]
set_property IOSTANDARD LVCMOS33
[get_ports ud]
set_property PACKAGE_PIN U16 [get_ports
{count[0]}]
set_property PACKAGE_PIN R2 [get_ports rst]
set_property PACKAGE_PIN T1 [get_ports ud]
```

#### **BINARY TO EXCESS 3:**

```
module BinaryToExcess3 (
                                                 module BinaryToExcess3_tb;
  input [3:0] binary input,
                                                 reg [3:0] binary input;
  output [3:0] excess3_output
                                                 wire [3:0] excess3 output;
);
                                                 BinaryToExcess3 uut (
                                                   .binary_input(binary_input),
assign excess3_output = binary_input +
                                                   .excess3_output(excess3_output)
4'b0011:
                                                 );
                                                 initial begin
endmodule
                                                   binary_input = 4'b0000;
                                                   #10;
                                                   binary input = 4'b1001;
                                                   #10;
                                                   $finish;
                                                 end
                                                 endmodule
```

# 4X4 ARRAY MULTIPLIER:

```
wire
                                                        multiplier_4_x_4
x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x1
                                                       uut(.inp1(inp1),.inp2(inp2),.product(prod
6,x17;
                                                       uct));
HA
                                                        initial
HA1(product[1],x1,(inp1[1]&inp2[0]),(inp1[0]&inp2[1]
                                                         begin
FA FA1(x2,x3,inp1[1]&inp2[1],(inp1[0]&inp2[2]),x1);
                                                         inp1=10;
                                                          inp2=12;
FA2(x4,x5,(inp1[1]&inp2[2]),(inp1[0]&inp2[3]),x3);
                                                         #30;
HA HA2(x6,x7,(inp1[1]&inp2[3]),x5);
                                                          inp1=13;
HA HA3(product[2],x15,x2,(inp1[2]&inp2[0]));
                                                          inp2=12;
FA FA5(x14,x16,x4,(inp1[2]&inp2[1]),x15);
                                                         #30;
FA FA4(x13,x17,x6,(inp1[2]&inp2[2]),x16);
FA FA3(x9,x8,x7,(inp1[2]&inp2[3]),x17);
                                                          inp1=10;
                                                          inp2=13;
HA HA4(product[3],x12,x14,(inp1[3]&inp2[0]));
                                                         #30;
FA FA8(product[4],x11,x13,(inp1[3]&inp2[1]),x12);
FA FA7(product[5],x10,x9,(inp1[3]&inp2[2]),x11);
                                                          $finish;
                                                         end
                                                       endmodule
FA6(product[6],product[7],x8,(inp1[3]&inp2[3]),x10);
endmodule
module HA(sout,cout,a,b);
output sout, cout;
input a,b;
assign sout=a^b;
assign cout=(a&b);
endmodule
module FA(sout,cout,a,b,cin);
output sout, cout;
input a,b,cin;
assign sout=(a^b^cin);
assign cout=((a&b)|(a&cin)|(b&cin));
endmodule
```

### **BOOTH MULTIPLIER:**

```
module booth multi(X, Y, Z);
                                                     module booth multi tb;
   input signed [3:0] X, Y;
                                                        reg [3:0] X;
                                                        reg [3:0] Y;
   output signed [7:0] Z;
    reg signed [7:0] Z;
                                                        wire [7:0] Z;
    reg [1:0] temp;
                                                        booth multi uut (
    integer i;
                                                          .X(X),
    reg E1;
                                                          .Y(Y),
    reg [3:0] Y1;
                                                          .Z(Z)
    always @ (X, Y)
                                                        );
    begin
    Z = 8'd0;
                                                        initial begin
    E1 = 1'd0;
                                                          // Initialize Inputs
```

```
for (i = 0; i < 4; i = i + 1)
                                                        X = 0;
    begin
                                                        Y = 0;
    temp = \{X[i], E1\};
   Y1 = -Y;
                                                        // Wait 100 ns for global reset to finish
 case (temp)
                                                        #100; X=-5; Y=7;
    2'd2 : Z[7 : 4] = Z[7 : 4] + Y1;
                                                        #100; X=3; Y=-2;
    2'd1:Z[7:4]=Z[7:4]+Y;
                                                        #100; X=5; Y=6;
    default: begin end
                                                        #100; X=-4; Y=8;
   endcase
                                                        #100; X=11; Y=13;
   Z = Z >> 1;
                                                        end
   Z[7] = Z[6];
                                                   endmodule
    E1 = X[i];
      end
   if (Y == 4'd8)
      begin
        Z = -Z;
      end
    end
endmodule
```

## FINITE STATE MACHINE:

```
module fsm (clk in, rst, in1, state,
                                         module fsm tb();
out);
                                         reg clk in,rst,in1;
                                         wire [1:0]state;
input clk_in, rst, in1;
output reg out;
                                         wire out;
wire clk out;
output reg [1:0] state;
                                         fsm
frequency_div
                                         dut(.clk_in(clk_in),.rst(rst),.in1(in1),.state(state),.out(out));
fd1(.clk10(clk_in),.clk2(clk_out));
parameter s1 = 2'b00;
                                         initial begin clk_in=1'b0;
parameter s2 = 2'b01;
                                         rst=1'b1;
parameter s3 = 2'b10;
                                         end
parameter s4 = 2'b11;
 always @(posedge clk_out or
                                          always #5 clk_in = ~clk_in;
posedge rst)
                                         initial begin
  begin
                                           #20
   if(rst) begin
                                           in1=1'b1;
     state <= s1;
                                           rst=1'b0;
     out <= 1'b0;
                                           #20
    end
                                           in1=1'b1;
   else begin
                                           rst=1'b0;
   case (state)
                                           #20
```

```
s1: begin
                                        in1=1'b1;
      if(in1 == 1'b1) begin
                                        rst=1'b0;
                                        #20
      state <= s2;
      out <= 1'b0;
                                        in1=1'b1;
                                        rst=1'b0;
      end
      else begin
                                        #20
       state <= s1;
                                        in1=1'b1:
       out <= 1'b0;
                                        rst=1'b0;
      end
      end
                                       end
    s2:begin
                                       initial #120 $finish;
      if(in1 == 1'b1) begin
                                       endmodule
        state <= s3;
        out <= 1'b0;
       end
        else begin
          state <= s1;
          out <= 1'b0;
                                        set property IOSTANDARD LVCMOS33 [get ports
        end
                                        {state[1]}]
        end
                                        set property IOSTANDARD LVCMOS33 [get ports
    s3: begin
                                        {state[0]}]
       if(in1 == 1'b1) begin
                                        set property IOSTANDARD LVCMOS33 [get ports
          state <= s4;
                                        clk in]
          out <= 1'b0;
                                        set property IOSTANDARD LVCMOS33 [get ports in1]
                                        set_property IOSTANDARD LVCMOS33 [get_ports out]
       end
       else begin
                                        set_property IOSTANDARD LVCMOS33 [get_ports rst]
           state <= s1;
                                        set_property PACKAGE_PIN U19 [get_ports {state[1]}]
           out <= 1'b0;
                                        set_property PACKAGE_PIN U16 [get_ports out]
       end
                                        set property PACKAGE PIN R2 [get ports in1]
       end
                                        set_property PACKAGE_PIN W5 [get_ports clk_in]
    s4: begin
                                        set_property PACKAGE_PIN T1 [get_ports rst]
       if(in1 == 1'b1) begin
         state <= s1;
         out <= 1'b1;
                                        set property PACKAGE PIN E19 [get ports {state[0]}]
         end
       else begin
         state <= s1;
         out <= 1'b0;
        end
        end
   endcase
  end
 end
endmodule
module frequency_div(input
clk10,input rst,input ud, output
[3:0]count, output reg clk2);
  reg [3:0]count;
```

```
reg clk2;
  reg [27:0]n,period;
  reg [26:0]duty;
  initial begin
  count=0;
  period<=28'd200000000;
  n<=28'd0;
 duty<=27'd100000000;
  end
  always @ (posedge clk10)
  begin
  n=n+1;
 if(n<=duty)
  clk2<=1;
  else
 clk2<=0;
  if(n==period)
  n<=0;
  end
endmodule
```