#### HALF ADDER:

```
module Half_adder (
      input a,b,
      output sum, carry
   );
assign sum = a ^ b;
assign carry = a & b;
   endmodule
1 🖯
       module half_adder_tb;
2
        reg a,b;
3
         wire sum, carry;
4
5
        Half_adder uut(a,b,sum,carry);
6
7 🖯
        initial begin
8 (a) a = 0; b = 0;
9 | (2) |#10
10 (a) b = 0; b = 1;
11
     #10
     (a) a = 1; b = 0;
12
     #10
13
14 : (a) b = 1; b = 1;
15 ( ) #10
16 | %finish();
17 🖨
         end
18
19
         endmodule
       Value
₩ sum
```

# **FULL ADDER:**

```
module full_adder (
    input a,b,cin,
    output sum,carry
);

O assign sum = a^b^cin;
assign carry = (asb) | (bscin) | (cinsa);
endmodule
```

```
module full_adder_tb;
   reg a,b,cin;
   wire sum, carry;
   full_adder uut(a,b,cin,sum,carry);
   initial begin
0 a = 0; b = 0; cin = 0;
#10
0 a = 0; b = 0; cin = 1;
#10
a = 0; b = 1; cin = 0;
O #10
a =0; b = 1; cin = 1;
O #10
a = 1; b = 0; cin = 0;
O #10
() |a = 1; b = 0; cin = 1;
#10
() |a = 1; b = 1; cin = 0;
#10
0 a =1; b = 1; cin = 1;
O #10
$finish();
   end
   endmodule
```


										80.000 ns
Na	ame	Value	0 ns	10 ns	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns
1	l‰ a	1								
1	l∰ b	1								
1	l‰ cin	1								
1	¼ sum	1								
	la carry	1								

## **MULTIPLEXER:**

```
module mux(in,s,y);
   output y;
   input [7:0] in;
  input [2:0] s;
   reg y;
O always @(s)
  begin
O case(s)
(0 | 3'b000 : y=in[0];
3'b001 : y=in[1];
3'b010 : y=in[2];
3'b011 : y=in[3];
3'bl00 : y=in[4];
3'b101 : y=in[5];
3'bl10 : y=in[6];
3'b111 : y=in[7];
   endcase
   end
   endmodule
```

```
module mux_tb();
   reg [7:0]in;
   reg [2:0]s;
   wire y;
   mux ml(in,s,y);
   initial
   begin
o in=8'b10110110;
| s[0]=1'b0;
o s[1]=1'b0;
() |s[2]=1'b0;
   end
|always #40 s[2]=~s[2];
always #20 s[1]=~s[1];
always #10 s[0]=~s[0];
   initial
   begin
#200 $finish;
```

end endmodule




# **DEMULTIPLEXER:**

```
module demux(y0,y1,y2,y3,y4,y5,y6,y7,s,in);
   output y0, y1, y2, y3, y4, y5, y6, y7;
   input [2:0]s;
   input in;
   reg y0, y1, y2, y3, y4, y5, y6, y7;
always @(s|in)
   begin
O case(s)
O 3'b0000 : y0=in;
3'b001 : yl=in;
3'b010 : y2=in;
3'b011 : y3=in;
3'b100 : y4=in;
3'b101 : y5=in;
3'b110 : y6=in;
3'blll : y7=in;
   endcase
   end
   endmodule
```

```
module demux_tb();
   reg [2:0]s;
   reg in;
   wire y0, y1, y2, y3, y4, y5, y6, y7;
   demux d1(y0,y1,y2,y3,y4,y5,y6,y7,s,in);
   initial
   begin
O |in=1;
O s=3'b000;
   end
O always #10 in=~in;
|always #80 s[2]=~s[2];
| always #40 s[1]=~s[1];
always #20 s[0]=~s[0];
   initial
   begin
#200 $finish;
```


end



### FOUR BIT ADDER:

```
module four bit adder(
   input [3:0]a,b,
    input cin,
    output [3:0]sum,
    output c4);
               //Carry out of each full adder
wire cl,c2,c3;
full_adder fa0(a[0],b[0],cin,sum[0],cl);
full adder fal(a[1],b[1],cl,sum[1],c2);
full_adder fa2(a[2],b[2],c2,sum[2],c3);
full_adder fa3(a[3],b[3],c3,sum[3],c4);
endmodule
module full_adder (
    input a,b,c,
   output sum, carry
);
    assign sum = a^b^c;
    assign carry = (asb) | (bsc) | (csa);
endmodule
```

```
module four_bit_adder_tb;
   reg [3:0]a,b;
   reg cin;
   wire [3:0] sum;
   wire c4;
   four_bit_adder uut(a,b,cin,sum,c4);
  initial begin
O cin = 0;
() a = 4'b0110;
O b = 4'b1100;
0 #10
O 'a = 4'b1110;
O b = 4'b1000;
O ;#10
a = 4'b0111;
O b = 4'b1110;
O #10
0 a = 4'b0010;
O b = 4'b1001;
0 #10
$finish();
   end
   endmodule
```



JK FLIFLOPS:

```
1 🖯
       module jk_flipflop (
 2 !
            input J,
 3
            input K,
 4
            input clk,
 5
            output Q,
 6
            output Q bar
 7
        );
 8
9
            // Internal state variable
10
            reg state;
11
12
            // Behavioral model for JK flip-flop
13 🖯 🔾
           always @(posedge clk) begin
14 🖯 🔾
               case ({J, K})
15
                    2'b00: state <= state; // No change
16
                    2'b01: state <= 1'b0; // Reset
17
                    2'bl0: state <= 1'bl; // Set
18
                    2'bll: state <= ~state; // Toggle
19 🖨
                endcase
20
            end
21
22
            // Output assignments
23 | 0
           assign Q = state;
24 0
            assign Q bar = ~state;
25
26
         endmodule
27 !
```

```
1 🖯
         module jk_flipflop_tb;
            parameter PERIOD = 10; // Clock period
3
             parameter DURATION = 100; // Simulation duration
4
             reg J, K, clk;
          wire Q, Q_bar;
5
 6
             jk_flipflop jk_ff (
                 .J(J),
8
                 .K(K),
9
                 .clk(clk),
10
                 .Q(Q),
11
                 .Q_bar(Q_bar)
12
             );
             // Clock generation
13
14
             always #((PERIOD/2)) clk = ~clk;
15
             // Stimulus
16 🖨
             initial begin
17
                // Initial values
18
                 J = 0; K = 0; clk = 0;
19
20
                 // Apply stimulus
                 #10 J = 1; K = 0; // Set
21
                 #20 J = 0; K = 1; // Reset
22
23
                 #30 J = 1; K = 1; // Toggle
24
                 $40 J = 0; K = 0; // No change
25
                  // Finish simulation
26
                 #DURATION $finish;
27 📥
             end
28
             // Display results
29 🖯 🔾
             initial begin
30 ; O
31 🖨 O
     0
               $monitor("Time = %0t, J = %b, K = %b, Q = %b, Q bar = %b", $time, J, K, Q, Q bar);
32 :
      0
33
         endmodule
 Name
           Value
                                           60 ns
                                                    80 ns
                                                             100 ns
                                                                      120 ns
  ¹⊌ K
  l‰ clk
  U Q_bar
                                                           00000000a
 ■ DURAT...31:0
```

## SR FLIPFLOPS:

```
1 - module sr_flipflop (
 2 :
        input S,
 3
       input R,
 4
       input clk,
        output Q,
 5 ;
 6
        output Q_bar
 7 ; );
 8
 9
         // Internal state variables
10
         reg state Q, state Q bar;
11
12
       // Behavioral model for SR flip-flop
13
       always @(posedge clk) begin
14 🖯
            if (R && !S) begin
15
                state_Q <= 0; // Reset
16
               state Q bar <= 1; // Q bar is the complement of Q
17
           end else if (!R && S) begin
18 ;
               state Q <= 1; // Set
19 :
               state_Q_bar <= 0; // Q bar is the complement of Q
20
           end else if (!R && !S) begin
21
               state Q <= state Q; // No change
                state_Q_bar <= state_Q_bar; // No change
23 🖯
           end else begin
24
               state Q <= 0; // Undefined state, arbitrarily set to reset
25 !
                state_Q_bar <= 1; // Undefined state, arbitrarily set to reset
26
           end
27
        end
28
29
         // Output assignments
30
        assign Q = state Q;
31
        assign Q_bar = state_Q_bar;
32
33 A endmodule
```


```
1   module sr_flipflop_tb;
3
         // Parameters
        parameter PERIOD = 10; // Clock period
4
5
        parameter DURATION = 100; // Simulation duration
6
7
        // Signals
8
        reg S, R, clk;
9
        wire Q, Q_bar;
10
         // Instantiate the SR flip-flop
11
12
         sr_flipflop sr_ff (
13
             .S(S),
14
             .R(R),
15
             .clk(clk),
16
             .Q(Q),
17
             .Q_bar(Q_bar)
18
        );
19
         // Clock generation
20
21
        always #((PERIOD/2)) clk = ~clk;
22
         // Stimulus
23
24 🖯
         initial begin
25
             // Initial values
             S = 0; R = 0; clk = 0;
26
27
28
             // Apply stimulus
29
             #10 S = 1; R = 0; // Set
             #20 S = 0; R = 1; // Reset
30
            #30 S = 1; R = 1; // Invalid input, arbitrary behavior
31
32
            #40 S = 0; R = 0; // No change
33
34
             // Finish simulation
35
             #DURATION $finish;
36
        end
37 ;
38
         // Display results
39 🖶
         initial begin
           $monitor("Time = %0t, S = %b, R = %b, Q = %b, Q bar = %b", $time, S, R, Q, Q bar);
40
41
42
43 🖨 endmodule
```



#### UP DOWN COUNTER:

```
1 🖨 module counter(
2 :
        input clkl0, input rst, input ud, output [3:0] count );
 3
     reg [3:0]count;
 4
        reg clk2;
5
        reg [27:0]n,period;
 6
        reg [26:0]duty;
 7 =
      initial begin
8
        count=0;
        period<=28'd200000000;
n<=28'd0;</pre>
9
10
11
        duty<=27'd100000000;
12 <del>|</del>
13 <del>|</del>
        end
        always @ (posedge clk10)
14 🖯
        begin
15
       n=n+1;
16 🖯
        if (n<=duty)
     c1k2<=1;
17
18
        else
19 A
        clk2<=0;
        if(n==period)
21 🗍
        n<=0;
        end
23 🖯
        always @ (posedge(clk2)) begin
24 🖨
        if(rst)
25 ;
        count<=0;
26 🖯
        else if (ud==0)
27
        count<=count+1;
28 :
        else
29 🗀
        count<=count-1;
30
        end
31
32 😑 endmodule
```

```
module tb counter;
        // Inputs
        reg Clk;
        reg reset;
        reg UpOrDown;
        // Outputs
        wire [3:0] Count;
        // Instantiate the Unit Under Test (UUT)
        upordown_counter uut (
            .Clk(Clk),
            .reset(reset),
            .UpOrDown (UpOrDown) ,
            .Count (Count)
        );
    //Generate clock with 10 ns clk period.
        initial Clk = 0;
        always #5 Clk = ~Clk;
       initial begin
            // Apply Inputs
            reset = 0;
            UpOrDown = 0;
00000000
            #300;
            UpOrDown = 1;
          #300;
            reset = 1;
            UpOrDown = 0;
            #100;
            reset = 0;
        end
   endmodule
```



#### **BINARY TO EXCESS 3:**


```
1 🖯
      module BinaryToExcess3 (
2 !
           input [3:0] binary input,
3
           output [3:0] excess3_output
4
        );
5
6 | O |assign excess3_output = binary_input + 4'b0011;
7
8
        endmodule
   module BinaryToExcess3 tb;
   reg [3:0] binary_input;
    wire [3:0] excess3_output;
   BinaryToExcess3 uut (
        .binary_input(binary_input),
        .excess3_output(excess3_output)
   );
   initial begin
        binary_input = 4'b00000;
        #10;
        binary_input = 4'b1001;
        #10;
        $finish;
    end
   endmodule
```

											20.000 ns
Name		0 ns	2 ns	4 ns	6 ns	8 ns	10 ns	12 ns	14 ns	16 ns	18 ns
binaryt[3:0]	9			0					9		
16 [3]	1										
16 [2]	0										
16 [1]	0										
16 [O]	1										
✓   ✓ excess3t(3:0)	С			3					c		
₩ [3]	1										
Th [2]	1										
¼ [1]	0										
₩ [O]	0										

**4X4 ARRAY MULTIPLIER:** 

```
timescale lns / lps
1
2 🖯
          module multiplier_4_x_4 (product, inpl, inp2);
          output [7:0]product;
 3
 4
          input [3:0]inpl;
 5
           input [3:0]inp2;
 6
           assign product[0]=(inpl[0]&inp2[0]);
            wire x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15, x16, x17;
     HA HAl (product[1], xl, (inpl[1]sinp2[0]), (inpl[0]sinp2[1]));
 8
           FA FA1(x2,x3,inp1[1]&inp2[1],(inp1[0]&inp2[2]),x1);
10
           FA FA2(x4,x5,(inpl[1]sinp2[2]),(inpl[0]sinp2[3]),x3);
11
          HA HA2(x6,x7,(inpl[1]sinp2[3]),x5);
12
13
           HA HA3(product[2],x15,x2,(inpl[2]&inp2[0]));
14
           FA FA5(x14,x16,x4,(inp1[2]sinp2[1]),x15);
          FA FA4(x13,x17,x6,(inp1[2]&inp2[2]),x16);
15
          FA FA3(x9, x8, x7, (inpl[2]&inp2[3]), x17);
16
17
          HA HA4(product[3], x12, x14, (inpl[3]&inp2[0]));
18
          FA FA8(product[4],x11,x13,(inp1[3]&inp2[1]),x12);
FA FA7(product[5],x10,x9,(inp1[3]&inp2[2]),x11);
19
20
          FA FA6(product[6],product[7],x8,(inpl[3]sinp2[3]),x10);
21
22
          endmodule
23
24 🖯
          module HA(sout,cout,a,b);
          output sout, cout;
25
           input a,b;
26
          assign sout=a^b;
assign cout=(asb);
27
28
29 🖨
         endmodule
30
31 🖯
          module FA(sout, cout, a, b, cin);
32 Output sout, cout;
33 Oinput a,b,cin;
34
            assign sout=(a^b^cin);
          assign cout=((asb)|(ascin)|(bscin));
35
36
       endmodule
```

```
timescale lns / lps
 module tb;
  reg [3:0]inpl;
   reg [3:0]inp2;
   wire [7:0]product;
   multiplier_4_x_4 uut(.inpl(inpl),.inp2(inp2),.product(product));
   initial
   begin
    inpl=10;
    inp2=12;
    #30 ;
     inpl=13;
     inp2=12;
     #30 ;
     inpl=10;
     inp2=13;
     #30 ;
     $finish:
   end
endmodule
```



# **BOOTH MULTIPLIER:**

```
module booth_multi(X, Y, Z);
 2
                input signed [3:0] X, Y;
 3
                 output signed [7:0] Z;
 4
                reg signed [7:0] Z;
 5
                reg [1:0] temp;
 6
                integer i;
 7
                reg El;
 8
                reg [3:0] Y1;
9 🖯
                always @ (X, Y)
10 🖯
                begin
11
                 Z = 8'd0;
12
                E1 = 1'd0;
13
                for (i = 0; i < 4; i = i + 1)
14 🖯
                begin
15
                temp = {X[i], E1};
16
                Y1 = - Y;
17
           case (temp)
18
                 2'd2 : Z [7 : 4] = Z [7 : 4] + Y1;
19
                 2'dl : Z [7 : 4] = Z [7 : 4] + Y;
20
                default : begin end
21
                endcase
22
                 Z = Z >> 1;
23
24
                Z[7] = Z[6];
25
26
27
                E1 = X[i];
28
                    end
29
                if (Y == 4'd8)
30
31
32 E
                    begin
33
                         Z = -Z;
34
                    end
35
      0
36
                 end
37
      0
38
39 🖹 🔘 endmodule
```

```
module booth_multi_tb;
 1 🖯
 2
             reg [3:0] X;
 3
            reg [3:0] Y;
 4
             wire [7:0] Z;
 5
             booth_multi uut (
 6
                 .X(X),
 7
                 .Y(Y),
 8
                 .Z(Z)
9
            );
10
11 🖯
            initial begin
12
                 // Initialize Inputs
13
                X = 0;
                 Y = 0;
14
15
16
                 // Wait 100 ns for global reset to finish
17
                 #100; X=-5; Y=7;
18
                 #100; X=3; Y=-2;
19
                 #100; X=5; Y=6;
                 #100; X=-4; Y=8;
20
21
                 #100; X=11; Y=13;
22
23
               end
24
25
        endmodule
```

											1,000.000 H
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
√	1011	0000	1011	0011	0101	1100			1011		
1 [3]	1										
16 [2]	0										
1 [1]	1										
Va [0]	1										
√	1101	0000	0111	1110	0110	1000			1101		
16 [3]	1										
1 [2]	1										
1 [1]	0										
Va [0]	1										
✓  ¾ Z[7:0]	0000111	00000000	11011101	11111010	00011110	00100000			00001111		
Uk [7]	0										
¼ [6]	0										
Va [5]	0										
Vit [4]	0										
¼ [3]	1										
Va [2]	1										
¼t [1]	1										
¼ [O]	1										

**FINITE STATE MACHINE:** 

```
23 module fsm(clk_in, rst, inl,state,out);
24
      input clk in, rst, inl;
25
     output reg out;
    wire clk out;
26
27
    output reg [1:0] state;
     frequency_div fdl(.clk_in(clk_in),.clk_out(clk_out));
28
29
    parameter s1 = 2'b00;
30
    parameter s2 = 2'b01;
31
    parameter s3 = 2'b10;
32 : parameter s4 = 2'bl1;
33 - always @(posedge clk_out or posedge rst)
34
         begin
35 -
          if (rst) begin
36
            state <= sl;
37
            out <= 1'b0;
38
          end
39 -
         else begin
40 □
         case (state)
41
          sl: begin
42 E
              if (inl == 1'bl) begin
43
               state <= s2;
44
               out <= 1'b0;
45
               end
46
              else begin
47
                 state <= sl;
48
                  out <= 1'b0;
49
               end
50
               end
51 -
           s2:begin
52 E
                if (inl == 1'bl) begin
53
                    state <= s3;
54
                   out <= 1'b0;
55
                end
56 □
                  else begin
57
                      state <= sl;
58
                      out <= 1'b0;
59 A
                   end
60 A
                    end
61 🖯
           s3: begin
62 -
                  if(inl == 1'bl) begin
63 :
                       state <= s4;
64 !
                       out <= 1'b0;
```

```
65
                   end
66 🖯
                   else begin
67
                        state <= sl;
68
                         out <= 1'b0;
69 A
                   end
                   end
71 🖯
              s4: begin
72
                  if(inl == 1'bl) begin
73
                      state <= sl;
74
                      out <= 1'b1;
75 🗎
                      end
76 🖯
                   else begin
77
                      state <= sl;
78
                       out <= 1'b0;
79
80 🖹
                    end
81 A
82 A
           endcase
         end
83 🗎
        end
84 endmodule
86 module frequency_div(input clk_in,input rst,input ud, output [3:0]count, output reg clk_out);
87
     reg [3:0]count;
88
        reg clk2;
89
        reg [27:0]n,period;
        reg [26:0]duty;
90
91 🖨
        initial begin
92
         count=0;
        period<=28'd200000000;
93
94
         n<=28'd0;
95
         duty<=27'd100000000;
96
         end
97 P
98 P
         always @ (posedge clk_in)
         begin
99 :
         n=n+1;
100
         if (n<=duty)
101
         c1k2<=1;
102
         else
103
         c1k2<=0;
104
         if (n==period)
105
         n<=0;
106
         end
107 😑 endmodule
```



```
1  module fsm_tb();
2 reg clk_in,rst,inl;
3 wire [1:0]state;
4 | wire out;
5
fsm dut(.clk_in(clk_in),.rst(rst),.inl(inl),.state(state),.out(out));
8  initial begin clk_in=1'b0;
9    rst=l'bl;
10 🗎 end
11
12   always #5 clk_in = ~clk_in;
13 🖯 initial begin
14
       #20
15
      inl=l'bl;
16
      rst=l'b0;
      #20
17
18
      inl=1'b1;
      rst=l'b0;
19
20 :
      #20
     inl=1'b1;
21
22
      rst=1'b0;
23
      #20
      inl=l'bl;
24
25
      rst=1'b0;
26
      #20
27
      inl=l'bl;
28
       rst=1'b0;
29
30 📄 end
31 initial #120 $finish;
32 endmodule
```