
OP CODE DESCRIPTIONS BY FUNCTION

Arithmetic DEC R1 DEC R2 1/1 ANL a, @ R0 DEC R3 1/1 ANL a, @ R1 addition DEC R3 1/1 DEC R3 1/1 ANL a, direct direct, a increment (none affected*) b/c** DEC R5 1/1 ANL direct, a INC @ R0 INC @ R1 INC @	1/1 1/1 2/1 2/1
DEC R4	
increment (none affected*) b/c** DEC R5 DEC R6 DEC R6 DEC R7 1/1 DEC R7 ANL direct, a DEC R7 INC @ R0 I/1 1/1 DEC R7 1/1 ANL ANL A, R0 ANL A, R1	
INC @ R0 1/1 DEC R7 1/1 ANL a, R0	0.000
INC @ R1 1/1 ANL a, R1	1/1
	1/1
INC a $1/1$ (CY AC OV*)	1/1 1/1
INC direct 2/1 ANL a, R4	1/1
INC R0 1/1 SUBB a @ R1 1/1 ANL a, R5	1/1 1/1
INC H1 1/1 SUBB a, #data 2/1 ANL a, R7	1/1
INC R2 1/1 SUBB a, direct 2/1 SUBB a, R0 1/1 ANL direct, # data	3/2
INC R4 1/1 SUBB a R1 1/1	3/2
INC R5 1/1 SUBB a, R2 1/1 ANL c,/bit	2/2
INC	2/2
add (CY, AC, OV*) b/c** SUBB a, R5 1/1 OR (none*)	b/c**
SUBB a, R6 1/1 ORL a, # data	2/1
ADD a, @ R1 1/1 multiplication (CY, OV*) b/c** ORL a, @ R0	1/1
ADD a, direct 2/1 MUL ab 1/4 ORL a, @ R1	1/1
ADD a, R0 $1/1$ division (CY.OV*) b/c^{**} OPI a direct	2/1
ADD a, R1 1/1 DIV ab 1/4 ORL a, direct, a	2/1
ADD a, R3 1/1 Logical ORL a R0	1/1
ORL a, R1	1/1
ADD ONE a, NZ	1/1 1/1
ADD a, R7 1/1 set/CLR/complement b/c** ORL a, R3 ORL a, R4 ORL a, R4	1/1
add with carry (CY AC OV*) b/c** ORL a, R5	1/1
CLR bit 2/1 ORL a, R0	1/1 1/1
ADDC a, @ RO 1/1 CLH C 1/1	
ADDC a, @ R1 1/1 SETB bit 2/1 ORL direct, # data ADDC a, #data 2/1 SETB c 1/1	3/2
ADDC a, direct 2/1 CPL bit 2/1 ORL c./bit	2/2
ADDC a, R0 1/1 CPL c 1/1 ORL c, bit	2/2
ADDC a, R2 1/1 byte ops XOR (none*)	b/c**
ADDC a, R3 ADDC a, R4 ADDC a, R5 ACC CLR / complement b/c** (none*) ACC CLR / complement b/c**	2/1
ADDC a, R6 1/1 CLB a 1/4 XRL a, @ R0	1/1
ODC a, R7 1/1 CPL a 1/1 ARL a, @ R1	1/1
rotates (none*) b/c** XRL a, direct direct, a	2/1 2/1
DA a 1/1 PI 2 1/1	
subtraction RR a 1/1 XRL a, R0 XRL a, R1	1/1 1/1
decrement (None*) b/c** rotates thru CY (CY*) b/c** XRL a, R2	1/1
a, R3	1/1 1/1
RLC a 1/1 XRL a, R4 DEC @ R0 1/1 RRC a 1/1 XRL a, R5	1/1
DEC @ R1 1/1 TITLE a XRL a, R6	1/1
	1/1
DEC a 1/1 AND (none*) b/c** XRL a, R7 DEC direct 2/1	16.1

Control	Transfer		CJNE CJNE	R2, #data, rel R3, #data, rel	3/2 3/2		> REG, t (none*)	b/c**
uncondi	tional		CJNE	R4, #data, rel R5, #data, rel	3/2 3/2	MOV	@R0,a	1/1
		L/-**	CJNE CJNE	R6, #data, rel R7, #data, rel	3/2 3/2	MOV	@R1,a	1/1
jumps (no	one")	b/c**		ent,JMP non-zero (non		MOV	a,@R0	1/1
	el addr16	2/2 3/2	decreme	ent, JWF Hon-Zero (Hon	e) b/c**	MOV	a,@R1	1/1
			DJNZ	direct, rel	3/2 2/2		> REG,	b/c**
AJMP a AJMP	addr11	2/2 2/2	DJNZ DJNZ	R0, rel R1, rel	2/2	indirec	t (flags:none)	
AJMP		2/2	DJNZ	R2, rel	2/2	MOV	@R0,direct	2/2
AJMP		2/2	DJNZ	R3, rel	2/2 2/2	MOV	@R1,direct	2/2
AJMP		2/2	DJNZ DJNZ	R4, rel R5, rel	2/2	MOV	direct,@R0	2/2 2/2
AJMP		2/2	DJNZ	R6, rel	2/2	MOV	direct,@R1	212
AJMP		2/2	DJNZ	R7, rel	2/2	ACC <	> RAM,	b/c**
AJMP	(*)	2/2 b/c**					(flags:none)	5/0
calls (non			Data Tr	ansfer carry (as targeted	*) b/c**			0/4
LCALL a	addr16	3/2	DIL	carry (as targeted		MOV MOV	a,direct direct,a	2/1 2/1
ACALL a	addr11	2/2	MOV	bit,c	2/2 2/1	1		
ACALL		2/2	MOV	c,bit	2/1	RAM to		b/c**
ACALL		2/2	immedi	ate data (none*)	b/c**	(flags	none)	
ACALL		2/2	-			MOV	direct, direct	3/2
ACALL *		2/2	MOV	a,#data	2/1	WOV	a 500,011 000	OI L
ACALL		2/2	Mess	0.00 ::::	014	REG <	> data MEM	b/c**
ACALL		2/2 2/2	MOV	@R0,#data	2/1	(flags	none)	
ACALL r eturns (n	ione*)	b/c**	MOV	@R1,#data	2/1	Mari	D0 41 1	0.10
returns (f	ione)	575	MOV	direct,#data	3/2	MOV	R0, direct	2/2
RET		1/2	WOV	un oot, rradia	J1 =	MOV	R1,direct R2,direct	2/2
RETI		1/2	MOV	dptr,#data16	3/2	MOV MOV	R3,direct	2/2
table JMP	(none*)	b/c**				MOV	R4, direct	2/2
			MOV	R0,#data	2/1	MOV	R5,direct	2/2
JMP (@a+dptr	1/2	MOV	R1,#data	2/1	MOV	R6, direct	2/2
aanditional			MOV	R2,#data	2/1 2/1	MOV	R7, direct	2/2
conditional	inal on bit (none*)	l= / = * *	MOV MOV	R3,#data R4,#data	2/1			
UNIT CONTUITO	mai on bit (none)	D/C"	MOV	R5,#data	2/1	MOV	direct,R0	2/2
ID 4	oit,rel	3/2	MOV	R6,#data	2/1	MOV	direct,R1	2/2
JB k	JIL, I GI	SIZ	MOV	R7,#data	2/1	MOV	direct,R2 direct,R3	2/2 2/2
JC r	el	2/2				MOV MOV	direct,R3	2/2
	el	2/2		-> REG,	b/c**	MOV	direct,R5	2/2
UNO	New File	manage attention	direct (none*)		MOV	direct,R6	2/2
JNB b	oit, rel	3/2	MOV	a,R0	1/1	MOV	direct,R7	2/2
	:01	2/2	MOV	a,R1	1/1		400 '''	44
014	el	2/2	MOV	a,R2	1/1		ige ACC with	b/c**
	el LP bit (as targeted*	2/2 b/c**	MOV	a,R3	1/1	RAM (ione)	
JIMP ON DIT; C	LR bit (as targeted*) 5/6	MOV	a,R4	1/1	XCH	a,@R0	1/1
JBC k	oit, rel	3/2	MOV	a,R5	1/1	XCH	a,@R1	1/1
compare,		No. (, 1000)	MOV MOV	a,R6 a,R7	1/1 1/1	XCH	a, direct	2/1
equal (fla		b/c**	MOV	R0,a	1/1	XCH	a,R0	1/1
oqual (ila	30.01/		MOV	R1,a	1/1	XCH	a,R1	1/1
	@R0, #data, re	el 3/2	MOV	R2,a	1/1	XCH	a,R2	1/1
CJNF (@R1, #data, re	el 3/2	MOV	R3,a	1/1	XCH	a,R3	1/1
0011-		3/2	MOV	R4,a	1/1	XCH	a,R4	1/1
CJNE (a, #data, rel	0/2				XCH	a,R5	1/1
CJNE (CJNE)		3/2	MOV	R5,a	1/1			
CJNE CJNE CJNE CJNE CJNE	a, #data, rel		MOV MOV	R5,a R6,a	1/1 1/1 1/1	XCH	a,R6 a,R7	1/1 1/1

EXT : External

ACC <> REG, indirect (none*)	b/c**	program MEM table lookup (none) b/c** Key:	
MOV @R0,a MOV @R1,a	1/1	MOVC a,@a+dptr 1/2 MOVC a,@a+pc 1/2 addr11 = lower 11 bits of 16-bit	
MOV a,@R0 MOV a,@R1	1/1 1/1	ACC <> EXT data b/c** addresses; upper 5 bits come from current PC (after incrementing twice)	
RAM <> REG, ndirect (flags:none)	b/c**	MOVX @R0,a 1/2 addr16 = code address in program MOVX @R1,a 1/2 memory MOVX a,@R0 1/2 bit = bit address (0-FF)	
MOV @R0,direct MOV @R1,direct MOV direct,@R0	2/2 2/2 2/2	MOVX @dtpr,a 1/2 /bit = bit address (0-FF) (bit is complemented before use)	
MOV direct,@R1 ACC <> RAM, lirect (flags:none)	2/2 b/c**	Misc stack operations (flags: none) direct = data address in internal RAM memory im8 = immediate byte value	
MOV a, direct	2/1	POP direct 2/2 PUSH direct 2/2 im16 = immediate word value (0-FFF)	
RAM to RAM flags : none)	b/c**	rel = signed 1 byte program memory displacement	
MOV direct, direct	3/2	SWAP a 1/1 XCHD a,@R0 1/1 XCHD a,@R1 1/1 Notes :	
REG <> data MEM flags : none)	b/c**	no-operation (flags : none) b/c** 1. The flags effects notation describes PSW bits changed by	
MOV R0,direct MOV R1,direct MOV R2,direct MOV R3,direct MOV R4,direct MOV R5,direct	2/2 2/2 2/2 2/2 2/2 2/2	NOP 1/1 to PSW will directly affect the flags. (flags: none) (reserved) -/-	
MOV R6, direct MOV R7, direct	2/2 2/2	Program Status Word (PSW) Bit Definitions	_
MOV direct,R0 MOV direct,R1 MOV direct,R2 MOV direct,R3 MOV direct,R4 MOV direct,R5 MOV direct,R6 MOV direct,R7	2/2 2/2 2/2 2/2 2/2 2/2 2/2 2/2	PSW.7 Carry flag receives carry out from bit 7 of ALU operands PSW.0 Parity of accumulator, set by hardware to 1 if ACC contains an	
exchange ACC with RAM (none)	b/c**	Odd number of 1's; otherwise it is reset to 0	
(CH a,@R0 (CH a,@R1 (CH a,direct (CH a,R0 (CH a,R1 (CH a,R2 (CH a,R3 (CH a,R4	1/1 1/1 2/1 1/1 1/1 1/1 1/1	flag receives carry out from bit 3 of addition operands PSW.5 General purpose status flag Flag receives PSW.1 User-definable flag PSW.2 Overflow flag set by arithemetic operations	
(CH a,R5 (CH a,R6 (CH a,R7	1/1 1/1 1/1	PSW.4 PSW.3 Register bank select bit 1 select bit 0	



2FH	7F	7E	7D	7C	7B	7A	79	78
2EH	77	76	75	74	73	72	71	70
2DH	6F	6E	6D	6C	6B	6A	69	68
2CH	67	66	65	64	63	62	61	60
2BH	5F	5E	5D	5C	5B	5A	59	58
2AH	57	56	55	54	53	52	51	50
29H	4F	4E	4D	4C	4B	4A	49	48
28H	47	46	45	44	43	42	41	40
27H	3F	3E	3D	3C	3B	3A	39	38
26H	37	36	35	34	33	32	31	30
25H	2F	2E	2D	2C	2B	2A	29	28
24H	27	26	25	24	23	22	21	20
23H	1F	1E	1D	1C	1B	1A	19	18
22H	17	16	15	14	13	12	11	10
21H	0F	0E	0D	0C	0B	0A	09	08
20H	07	06	05	04	03	02	01	00