

COL215L: Digital Logic & System Design

Lecture 2: CMOS Circuits



M. Balakrishnan
CSE@IITD

August 11, 2021

Vireshwar Kumar
CSE@IITD

Platforms

- Moodle
 - Useful Links, Quizzes, Tutorials, Slides, Notes
- Teams
 - Live Lectures
- Impartus
 - Recorded Lectures with Slides
- Gradescope (<https://www.gradescope.com/>)
 - Minor and Major Exams
- Piazza (http://piazza.com/iit_delhi/fall2021/col215) Access Code: col215
 - Discussion




Books

- Book-1
 - Stephen Brown and Zvonko Vranesic, "Fundamental of Digital Logic with VHDL Design," 3rd edition, McGraw Hill, 2013.
- Book-2
 - M. Morris Mano, "Digital Logic and Computer Design," Pearson, 2017.
- Book-3
 - M. Rafiquzzaman "Fundamentals Of Digital Logic And Microcomputer Design," 5th edition, Wiley, 2005.


Agenda

- Transistors NMOS
 - Chapter 3, Book-1 [Brown & Vranesic, 2013]

Automotive Controller Area Network (CAN)



Digital Logic and Voltage Values



Mapping of digital logic and voltage values [Brown & Vranesic, 2013].

COL215L: Digital Logic & System Design

Lecture 3: CMOS Circuits (Cont.)



M. Balakrishnan
CSE@IITD


August 13, 2021

Vireshwar Kumar
CSE@IITD

Digital Logic

- Any system
 - Storage
 - Computation
 - Communication
- Implementation of any system
 - Digital logic (0-1)
- Realization of digital logic
 - Transistors for controlling voltages that we interpret as 0 or 1

Digital Logic and Voltage Values




Mapping of digital logic and voltage values [Brown & Vranesic].

Realizing the Mapping




- Metal Oxide Semiconductor Field-effect Transistor (MOSFET)
 - n-channel MOSFET ([NMOS](#))
 - p-channel MOSFET ([PMOS](#))
- Complementary MOS ([CMOS](#))
 - Circuits using both NMOS and PMOS

NMOS

- Drain
- Source
- Gate




NMOS [Brown & Vranesic].






NMOS logic circuit [Brown & Vranesic].

PMOS






PMOS [Brown & Vranesic].



PMOS logic circuit [Brown & Vranesic].


Realizing NOT using NMOS



Representation.

NOT Circuit [Brown & Vranesic].


Realizing NAND using NMOS




Representation

NAND Circuit [Brown & Vranesic].

Realizing logic gates using CMOS




NOT circuit [Brown & Vranesic].



NAND circuit [Brown & Vranesic].

Programmable Logic Array (PLA)



PLA [Brown & Vranesic].

COL215L: Digital Logic & System Design

Lecture 4: CMOS Circuits (Cont.)




M. Balakrishnan
CSE@IITD


August 17, 2021

Vireshwar Kumar
CSE@IITD


Current-Voltage Relationship in NMOS



On-resistance in NMOS





(a) NMOS NOT gate





(b) $V_x = 5 \text{ V}$



Voltage Characteristics in CMOS Inverter



Dynamic Behavior



Propagation Delay



COL215L: Digital Logic & System Design

Lecture 5: CMOS Circuits (Cont.)



M. Balakrishnan
CSE@IITD





August 18, 2021

Vireshwar Kumar
CSE@IITD

Agenda

- Previously
 - Dynamic behavior
 - Propagation delay
- Today
 - Power dissipation
 - Fan-in and fan-out limitations



Power Dissipation



(a) Current flow when input V_x changes from 0 V to 5 V

$f \rightarrow$ frequency


$$E_{tot(5V)} = C V_{DD}$$



(b) Current flow when input V_x changes from 5 V to 0 V

$$P_d = f \cdot C V_{DD}$$

Impact of High Fan-in




$$T = R_{in} \cdot C_{out}$$


$$K_C$$

Propagation delay



Y inputs




CMOS




Impact of High Fan-out



Buffers




Tri-state Buffer





A truth table showing the output f based on the inputs e and x . The columns are labeled e , x , and f . The rows are labeled 00, 01, 10, and 11. The output f is 1 for (e=0, x=1) and (e=1, x=1), and Z (high impedance) for all other combinations.

e	x	f
0	0	Z
0	1	Z
1	0	0
1	1	1

A red annotation next to the Z entries is labeled "floating state".




Transmission Gate



XOR Gate

scribble



COL215L: Digital Logic & System Design

Lecture 6: Combinational Circuits



M. Balakrishnan
CSE@IITD

August 21, 2021

Vireshwar Kumar
CSE@IITD

Notation

AND - \cdot

OR - $+$

NOT - \prime

a $x \rightarrow \text{Input}$
 $y \rightarrow \text{Input}$
 $f \rightarrow \text{Output}$

$$f = x \cdot y$$

$$f = x + y$$

x'


\bar{x}

Truth Table

x	y	f
0	0	0
0	1	1
1	0	1
1	1	1

$$\underline{f = x + y}$$

Number of Distinct Functions



Universal Gate Set

{ AND, OR, NOT } \rightarrow
 \rightarrow { NAND }
 \rightarrow { NOR }

x, y, z

~~$f = x \cdot y + z$~~

x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$f = x' \cdot y' \cdot z'$$
$$+ x \cdot y \cdot z$$

DeMorgan's Laws

- $(a + b)' = a' \cdot b'$ (1)
- $(a \cdot b)' = a' + b'$ (2)

{NAND}

$a + b \cdot c = a + \overline{(b \cdot c)}'$

$= a + \overline{(b \cdot c)}' \quad \{ \text{Law-2} \}$

$= \overline{(a + \overline{(b \cdot c)})'} \quad \{ \text{Law-2} \}$

$= \overline{(a + (b' + c')')} \quad \{ \text{Law-2} \}$

$= \overline{(a' \cdot (b \cdot c))'} \quad \{ \text{Law-2} \}$

$\therefore (a' \cdot (b \cdot c))' = a + b \cdot c$

+ , · , '

$$\begin{aligned} f_1 &= \overline{(a + b)}' \\ f_2 &= a' \cdot b' \end{aligned} \quad \{ f_1 = f_2 \}$$

Duality

- Replace AND with OR

$$\cancel{(a+b+c')} \cdot d = a \cdot d + b \cdot d + c' \cdot d$$
$$= \cancel{[(a+d) \cdot (b+d) \cdot (c'+d)]}$$

~~(a+b+c')~~ $\boxed{a \cdot b \cdot c' + d}$

- Replace OR with AND



COL215L: Digital Logic & System Design

Lecture 7: Combinational Circuits (Cont.)



M. Balakrishnan
CSE@IITD

August 24, 2021

Vireshwar Kumar
CSE@IITD

Canonical Representation

- Sum of minterms

$$f = a'b'c'd + a'b'cd$$

OR

$$f = \sum m(5, 11)$$

- Product of maxterms

$$\overline{a}^3 \cdot \overline{b}^2 \cdot \overline{c}^1 \cdot \overline{d}^0 = \overline{m}(11)$$

~~decomposing~~

$$\Sigma \leftarrow 0 \quad 1 \quad 0$$

$$f = a + b$$

abc'd f=0

ab'c'd' f=1

a, b, c, d

$$a=0, b=1, c=0, d=1$$

minimum term

$$f=1 \rightarrow \overline{a}'\overline{b}'\overline{c}'d$$
$$a=1, b=0, c=1, d=1$$

minimum term


$$f=1 \rightarrow a'b'c,d$$

product of max terms

$$f = [(a^1 + b^1 + c^0 + d^0) \cdot (a^0 + b^1 + c^1 + d^1)]$$

$f=0, a=1, b=1, c=0, d=0$

$f=0, a=0, b=0, c=1, d=1$



$$2^3 + 2^0 + 0 + 0 = 12$$

$$0 + 0 + 2^1 + 2^0 = 3$$

$$f = \prod M(3, 12)$$

$f=0, a=0, b=0, c=1, d=1$

$f=0, a=0, b^1 + c^1 + d^1$


for Minterms
of
 ~~$f = (a, b, c, d)$~~

$f = \prod M(3, 12)$

Simplifying f

Minimization Objectives


- Cost/area
- Time



Karnaugh Map

sum of minterms

$$\bullet y = f(a,b,c,d) = \Sigma (0,3,4,7,8,11,15)$$



$$\begin{aligned}
 & \text{0, 8} \\
 & a'b'c'd' + a'b'dd \\
 & = (a'+a) \cdot b'c'd' \\
 & = b'c'd'
 \end{aligned}$$

$$\begin{aligned}
 y &= a'c'd' + b'c'd' + cd \\
 &\quad + c'd
 \end{aligned}$$

$$\begin{aligned}
 y &= \overline{a^0} \\
 &= a'b'c'd' + a'bcd + a'b'cd \\
 &= a + a' \rightarrow 1 \\
 &= a + a \rightarrow a \\
 &= a'b'c'd' \cdot (0) \\
 &+ a'b'c' \\
 &= a'c'd'(b' + b) \\
 &= a'c'd'
 \end{aligned}$$

Karnaugh Map (Cont.)

• $y = f(a,b,c,d) = \prod (1, 5, 9, 13, 15)$

		cd	00	01	11	10
		ab	00	01	11	10
00	00					
		0				
01	01			0		
				0		
11	11		0	0		
			0	0		
10	10					

$$y = (a' + b' + d') \cdot (c' + d')$$

Challenges with K-Map

- K-Map
 - A graphical method and thus not suitable for large no. of variables
 - Not suitable for programming
- QM (Quine-McCluskey) method
 - Does not suffer from these disadvantages

COL215L: Digital Logic & System Design

Lecture 8: Combinational Circuits (Cont.)



M. Balakrishnan
CSE@IITD

August 25, 2021

Vireshwar Kumar
CSE@IITD

Challenges with K-Map

- K-Map
 - A graphical method and thus not suitable for large no. of variables
 - Not suitable for programming
- Quine-McCluskey (QM) method
 - Does not suffer from these disadvantages

QM Method

- $y = f(a,b,c,d,e) = \sum m(0,6,7,8,14,20,22,24,26,30,31)$
- Step-1: Order by number of 1's in the binary representation

No. of 1's	Minterms
0	0
1	8
2	6, 20, 24
3	7, 14, 22, 26
4	30
5	31

QM Method (Cont.)


$$\begin{aligned}
 & a'b'c'd'e' \\
 & + a'b'c'd'e' \\
 & = a'c'd'e' \\
 & + b'f
 \end{aligned}$$

- Step-2: Combine minterms considering following conditions
 - The integer values of the two minterms differ by 2^k for some $k \geq 0$.
 - The minterm with a larger integer value has one more 1's than the minterm with a smaller integer value.
- The combination of the minterms is called an implicant.

Handwritten annotations in red:

- $a' + a = 1$
- $a'cde$
- $a'cde'$
- $a'cde$
- $(6, 14)$
- $(2, 130)$
- $(a + a) \cdot (cde) = cde'$

0	0	(0, 8)	
1	8	(8, 24)	
2	6, 20, 24	(6, 7), (6, 14), (6, 22), (20, 22), (24, 26)	(6, 14, 22, 30), (6, 22, 14, 30)
3	7, 14, 22, 26	(14, 30), (22, 30), (26, 30)	
4	30	(30, 31)	
5	31		




QM Method (Cont.)

- Step-3: Identify prime implicants

- A prime implicant is not fully contained in any other implicant, i.e., no other implicant contains all the minterms contained in this implicant.

0	0	(0,8) ✓
1	8	(8,24) ✓
2	6, 20, 24	(6,7), ✓ (6,14), (6,22), (20,22), ✓ (24,26) ✓
3	7, 14, 22, 26	(14,30), (22,30), (26,30) ✓
4	30	(30,31) ✓
5	31	



QM Method (Cont.)

- Step-4: Prepare a cover table

	(0,8)	(6,7)	(6,14, 22,30)	(8,24)	(20,22)	(24,26)	(26,30)	(30,31)
0	✓							
6		✓						
7			✓					
8	✓			✓				
14			✓					
20					✓			
22			✓		✓			
24	✓			✓		✓		
26						✓	✓	
30			✓			✓	✓	
31							✓	

$$y = a'c'd'e' + ()$$

Essential Prime Implicants

- Step-5: Identify essential prime implicants
 - Essential prime implicants are those which cover minterm(s) not covered by any other prime implicant.
- Any minimal function have to include the essential prime implicants
- There can be some non-essential prime implicants

QM Method: Steps

1. Order minterms by number of 1's
2. Generate implicants by combination of minterms/implicants
3. Identify prime implicants
4. Prepare a cover table
5. Identify essential/other prime implicants covering all minterms
6. Express the function as a sum of identified prime implicants

COL215L: Digital Logic & System Design

Lecture 9: Combinational Circuits (Cont.)



M. Balakrishnan
CSE@IITD

August 27, 2021

Vireshwar Kumar
CSE@IITD

Incompletely Specified Functions

- Don't-care conditions
 - Outputs actually do not matter for certain subset of inputs
 - A subset of inputs do not (or cannot) occur
- K-Map
 - Include *don't care* minterms
- QM Method
 - Use *don't care* minterms for generation of the implicants
 - Ignore *don't care* minterms during the covering process

Incompletely Specified Functions (Cont.)

ab	cd	00	01	11	10
00				1	1
01		1	1		1
11	X	X	X	X	X
10		1	1	X	X


Multiplexer

- 2-to-1 Multiplext

Multiplexer (Cont.)

Multiplexer (Cont.)

- 2^n -to-1 Multiplexer (n select lines)
- 4-to-1 Multiplexer (2 select lines)
 - Exercise
 - Complete truth table
 - Realize using logic gates



De-multiplexer

- 1-to-2 Demultiplexer (1 select line)
- 1-to-4 Demultiplexer (2 select lines)
 - Exercise
 - Complete truth table
 - Realize using logic gates

Decoder

- $n-2^n$
- 2-to-4 decoder with enable

Read-Only Memory (ROM)

COL215L: Digital Logic & System Design

Lecture 10: Binary Arithmetic




M. Balakrishnan
CSE@IITD

August 31, 2021

Vireshwar Kumar
CSE@IITD

Decoder

- $n-2^n$




Encoder

- 2^n -n

- 4-to-2 Encoder

$$y_1 = (\dots)$$
$$y_0 = (\dots)$$



a ₃	a ₂	x ₁	x ₀	y ₁	y ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Priority Encoder

- 2^n-n
- Inputs have priorities

4 inputs $x_3 > x_2 > x_1 > x_0$

$$z = (x_3 + x_2 + x_1 + x_0)$$

$$y_1 = (\quad)$$
$$y_0 = [\quad]$$

					y ₁	y ₀	z
p ₃	p ₂	x ₁	x ₀				
0	0	0	0		X	X	0
0	0	0	1		0	0	1
0	0	1	0		0	1	1
0	0	1	1		1	1	1
1	0	0	0		1	0	0
1	0	0	1		0	1	1
1	0	1	0		1	0	1
1	0	1	1		0	1	1
1	1	0	0		1	0	1
1	1	0	1		0	1	1
1	1	1	0		1	1	1
1	1	1	1		1	1	1

Half Adder

$$\begin{array}{c}
 \text{sum} \quad \text{carry} \\
 \overbrace{(x), (y)} \quad (S) \quad (C)
 \end{array}$$

$$\begin{array}{r}
 0 \quad 0 \quad 1 \quad 1 \\
 0 \quad 1 \quad 0 \quad 1 \\
 \hline
 0 \quad 0 \quad 0 \quad 1 \quad 0
 \end{array}$$

x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

→ Unsigned integer


[Signed integer]

$$(X)_B = x_{n-1} x_{n-2} \dots x_0$$

$$(X)_S = x_{n-1} \cdot 2^{n-1} + x_{n-2} \cdot 2^{n-2} + \dots + x_0 \cdot 2^0$$

$$(X)_S = 15 \rightarrow (X)_B = 1111$$

$$S = x \oplus y$$





Full Adder

c_i	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

$$c_{i+1} = \overline{x_i y_i + x_i c_i + y_i c_i}$$

$$s_i = x_i \oplus y_i \oplus c_i$$



COL215L: Digital Logic & System Design

Lecture 11: Binary Arithmetic (Cont.)



M. Balakrishnan
CSE@IITD

September 1, 2021

Vireshwar Kumar
CSE@IITD

Signed Numbers

- Sign-and-Magnitude ↪

- MSB bit – sign

- 1' Complement -

- Neg - complementing bits

$$N = \underline{1111} - P$$

$$(N)_B = 2^n - (P)_B$$

n-bit

- 2' Complement ↪

- Complement and add one

$$N = 10000 - P$$

$$(N)_B = 2^n - (P)_B$$

~~1010
0001
1011~~


$b_3 b_2 b_1 b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

2's Complement Addition/Subtraction

- Circular

- Overflow

$$\begin{array}{r} +3 \\ +2 \\ +5 \\ \hline -7 \\ +3 \\ -4 \end{array}$$



COL215L: Digital Logic & System Design

Lecture 12: Binary Arithmetic (Cont.)



M. Balakrishnan
CSE@IITD




September 3, 2021

Vireshwar Kumar
CSE@IITD

2's Complement Addition/Subtraction

- Circular

- Overflow



$$(\text{Carry} \times 2^4) + (\text{Sum}) = (?)$$

find sum

Radix Representation

- Radix/base - R

R

- $(R-1)$ ' complement

- $N = R^n - 1 - P$

$\rightarrow 1'$ complement

- R' complement

- $N = R^n - P$

$\rightarrow 2'$ complement

$R = 10$

$9'$ complement
 $10'$ complement

base $\rightarrow 2$

10

74

- 36

74 - 36

$$74 + \underline{1}00 - 100 - 36$$

$$= 74 + (100 - 36) - 100$$

$$= 74 + (99 - 36) + \underline{1}00$$

99
36

$$74 + \underline{6}4 - 100$$

$$= 38$$

$$- 36 \rightarrow 64$$

Binary Arithmetic

- Adding 1-bit numbers

- Half adder
- Full adder


$$\begin{array}{c} x_i \quad y_i \\ \text{---} \\ c_{i-1} \end{array}$$

$$\left. \begin{array}{l} s_i = x_i \oplus y_i \oplus c_i \\ c_{i+1} = x_i \cdot y_i + x_i \cdot c_i + y_i \cdot c_i \end{array} \right\}$$

- Adding N-bit numbers

- Combination of full adders

Ripple Carry Adder



Carry-Lookahead Adder

- Generate function


$$\underline{g_i} = \underline{x_i} \cdot \underline{y_i}$$

- Propagate function



$$\underline{p_i} = \underline{x_i} + \underline{y_i}$$

$$\begin{aligned} c_{i+1} &= x_i \cdot y_i + x_i c_i + y_i c_i \\ &= x_i \cdot y_i + (x_i + y_i) \cdot c_i \\ \Rightarrow c_{i+1} &= \underline{g_i + p_i \cdot c_i} \\ &= \underline{g_i + p_i (\underline{g_{i-1} + p_{i-1} \cdot c_{i-1}})} \\ \Rightarrow c_{i+1} &= \underline{g_i + p_i \cdot g_{i-1} + p_i \cdot p_{i-1} \cdot g_{i-2}} \\ &\quad - - - p_i p_0 \cdot \underline{c_0} \end{aligned}$$

Ripple Carry Adder Circuit



Carry-Lookahead Adder Circuit



Total delay
n-bit
= 4 gates

2-bit sum

$$S_i = x_i \oplus y_i \oplus c_i$$

COL215L: Digital Logic & System Design

Lecture 13: Binary Arithmetic (Cont.)




M. Balakrishnan
CSE@IITD

September 7, 2021

Vireshwar Kumar
CSE@IITD


Hierarchical Design

- 32-bit adder
 - 4 blocks of 8-bit adders with ripple-carry between blocks



Hierarchical Design (Cont.)

- 32-bit adder
 - 4 blocks of 8-bit adders with carry-lookahead between blocks



$$\begin{aligned}
 c_1 &= g_0 + P_0 \cdot C_0 \\
 c_2 &= g_1 + P_1(g_0 + P_0 \cdot C_0) \\
 &\vdots \\
 c_8 &= g_7 + P_7 \cdot g_6 + P_7 \cdot P_6 \cdot g_5 \\
 &\vdots \\
 c_{16} &= g_{15} + P_{15}(g_{14} + P_{14} \cdot g_{13}) \\
 &\vdots \\
 c_{31} &= g_{31} + P_{31}(g_{30} + P_{30} \cdot g_{29}) \\
 &\vdots
 \end{aligned}$$

Annotations include:

- $c_0 = G_0 + P_0 \cdot C_0$
- $c_8 = G_8 + P_8 \cdot g_7 + P_8 \cdot P_7 \cdot g_6$
- $c_{16} = G_{16} + P_{16} \cdot g_{15} + P_{16} \cdot P_{15} \cdot g_{14}$
- $c_{31} = G_{31} + P_{31} \cdot g_{30} + P_{31} \cdot P_{30} \cdot g_{29}$
- 12 gates (for c_0)
- 2 gates (for c_8)
- 5 gates (for c_{16})
- 3 gates (for c_{31})



Array Multiplication of Unsigned Numbers

- Example: Multiply a number B by 2

$$\begin{array}{r} 1110 \\ \times 2 \\ \hline 14 \end{array} \quad \begin{array}{r} 1110 \\ \times 2 \\ \hline 28 \end{array}$$

Diagram showing the multiplication of 1110 by 2. The result is 28. A red circle highlights the least significant bit (LSB) of the multiplicand, which is 0.

- Example: Multiply 11 and 14



COL215L: Digital Logic & System Design

Lecture 14: Binary Arithmetic (Cont.)





M. Balakrishnan
CSE@IITD


September 8, 2021

Vireshwar Kumar
CSE@IITD

Sign Extension



Multiplication of Signed Integers



Multiplicand M (-14)
Multiplier Q (+11)

Partial product 0


Partial product 1

Partial product 2

Partial product 3

Product P


(-154)



Division


—

$$\begin{array}{r} 15 \\ \hline 9) \overline{140} \\ -9 \\ \hline 50 \\ -45 \\ \hline 5 \end{array}$$



$$\begin{array}{r} 100 \\ -4 \quad \div 2 = 110 \\ -2 \end{array}$$

Comparator



COL215L: Digital Logic & System Design

Lecture 15: Binary Arithmetic (Cont.)





M. Balakrishnan
CSE@IITD

September 10, 2021

Vireshwar Kumar
CSE@IITD


Comparator





Parity Generation

- Even parity bit

- 1 if number of 1's in the data bits is even




c_i	a_i	c_{i+1}
0	0	0
0	1	1
1	0	1
1	1	0



Pattern Recognition

- Example

- Detect 1011



- Basic Method


- Input: 101101101010
- Output: 00010010000

- Another Method (Define c_i)

- 00 (if no bit match till now)
- 01 (if one-bit match till now)
- 10 (if two-bit match till now)
- 11 (if three-bit match till now)

1010
5 bits

log n



c_i	x_i	c_{i+1}	y_i
00	0	00	0
00	1	01	0
01	0	10	0
01	1	01	0
10	0	00	0
10	1	11	0
11	0	10	0
11	1	01	1

10101

COL215L: Digital Logic & System Design

Lecture 16: Sequential Circuits



M. Balakrishnan
CSE@IITD

September 14, 2021

Vireshwar Kumar
CSE@IITD

Sequential Circuits

- Combinational Circuits

- Inputs \rightarrow Outputs

- Sequential Circuits

- $(\text{Inputs}, \text{Present State}) \rightarrow (\text{Outputs}, \text{Next State})$

- ① • Asynchronous Sequential Circuits

- Change in input signal values




combinational
with feedback

- ② • Synchronous Sequential Circuits

- Signal values at discrete time instants

Storing State – SR Latch

- Example
 - Alarm clock



S	R	Q_a	Q_b
0	0	0/1	1/0
0	1	0	1
1	0	1	0
1	1	0	0


(no change)

Characteristic table

$$\begin{array}{ccc} 0 & 1 & 1 \ 0 \\ 0 & 1 & 1 \ 0 \end{array}$$

Limitation of a Basic SR Latch

- Oscillation



COL215L: Digital Logic & System Design

Lecture 17: Sequential Circuits (Cont.)




M. Balakrishnan
CSE@IITD

September 15, 2021


Vireshwar Kumar
CSE@IITD

Gated SR Latch




- Set ($Q = 1$) and reset ($Q = 0$)

\bar{Q}
problem





Gated SR Latch with NAND


- Exercise
 - Write the characteristic table




Gated D Latch



Timing Diagram of Gated D Latch



Master-Slave D Flip-Flop



edge-triggered

COL215L: Digital Logic & System Design

Lecture 18: Sequential Circuits (Cont.)



M. Balakrishnan
CSE@IITD


September 17, 2021

Vireshwar Kumar
CSE@IITD




Sequential Circuits (Revision)

- Level Sensitive
 - SR Latch
 - Gated SR Latch
 - Gated D Flip-Flop
- Edge-Triggered
 - Master-Slave D Flip-Flop 
 - Clock
 - Clock' 

Edge-Triggered D Flip-Flop




T Flip-Flop



$Q(t) \neq Q(t+1)$



-1

JK Flip-Flop




Register

- Shift Register



Parallel-Access Shift Register

- Serial-Serial
- Parallel-Parallel
- Serial-Parallel
- Parallel-Serial



COL215L: Digital Logic & System Design

Lecture 20: Finite State Machines





M. Balakrishnan
CSE@IITD

September 28, 2021

Vireshwar Kumar
CSE@IITD

Asynchronous Counter

- Up-Counter with T Flip-Flops




000
↓
111

Synchronous Counter




Diagram illustrating the state transitions of a synchronous counter over 9 clock cycles. The columns represent the states Q_2 , Q_1 , and Q_0 . Handwritten annotations indicate changes: Q_1 changes at cycle 1, 2, 4, and 6; Q_2 changes at cycle 2, 4, and 6.

Clock cycle	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0




Synchronous Counter (Cont.)


0 → 15



Sequential Circuits (Revisited)



Example




State Table and Diagram

Table

Present State	Next state		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
AB	AB	AB	y	y
00	00	01	0	0
01	11	01	0	1
10	10	00	0	0
11	10	11	0	0

Diagram

$$y = x \cdot A \cdot B'$$



COL215L: Digital Logic & System Design

Lecture 21: Finite State Machines (Cont.)




M. Balakrishnan
CSE@IITD


September 29, 2021

Vireshwar Kumar
CSE@IITD

Circuit, State Table and State Diagram




Present State	Next state		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
AB	AB	AB	y	y
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0



Finite State Machine


- Circuits that can be represented with finite number of states
 - Output – Present State with/without Input
- Output
 - Present State - Moore type
 - Present State & Inputs – Mealy type



Design Steps

1. Specification
2. State Diagram
3. State Table
4. State Assignment (Minimize States)
5. Select Flip-Flop and Implement Circuit


Inputs & output → condition





Step-1: Specification

Example

- one input, w
- one output, z
- Recognize the pattern 11
 - If $w_{\{i-1\}} = 1$ and $w_{\{i\}} = 1$, $z_{\{i+1\}} = 1$
 - Otherwise, $z_{\{i\}} = 0$




Step-2: State Diagram




Moore

{ Output \rightarrow Present state }





$w_{i+1} = 1$
 $w_i = 1$
 $z_{i+1} = 1$

Step-3: State Table



Present state	Next state		Output
	$w = 0$	$w = 1$	
A	A	B	0
B	A	C	0
C	C	A	1

Step-4: State Assignment



Step-5: Circuits

Flip

Present state	Next state		Output z
	$w = 0$	$w = 1$	
y_2y_1	y_2y_1	y_2y_1	
A 00	00	01	0
B 01	00	10	0
C 10	00	10	1
D 11	dd	dd	d


$$\begin{aligned}
 Y_2 &= w(y_1 + y_2) \\
 Y_1 &= w y_2 y_1 \\
 z &= y_2
 \end{aligned}$$

	00	01	11	10
0	0	0	d	0
1	1	0	d	0

	00	01	11	10
0	0	0	d	0
1	0	(1)	(d)	(1)

	0	1
0	0	0
1	(1)	d

Step-5: Circuits (Cont.)



COL215L: Digital Logic & System Design

Lecture 22: Finite State Machines (Cont.)




M. Balakrishnan
CSE@IITD

October 1, 2021

Vireshwar Kumar
CSE@IITD


Handling Suspicious Cases in Minor

- There is a direct correlation between those who are suspicious and those who used only one device 
• Penalty - TBD

- Suspicious cases 
 - Viva related to all topics discussed before Minor
 - Disproportionate performance in the Viva and the Minor Exam

• Penalty – TBD


State Minimization

- State A – equivalent to – State B
 - Every possible input sequence – the same output sequence




Minimization Procedure - Example

- $P_1 = (ABCD EFG)$
 - $P_2 = (ABD)(CEFG)$
 - $P_3 = (ABD)(CEG)(F)$
 - $P_4 = (AD)(B)(CEG)(F)$
 - $P_5 = (AD)(B)(CEG)(F)$
- Diagram illustrating the minimization steps:
-

$(A) \quad (D) \quad (C) \quad (E) \quad (Z) \quad (F)'$

Present state	Next state		Output z
	$w = 0$	$w = 1$	
A	B	C	1
B	D	F	1
C	F	E	0
D	B	G	1
E	F	C	0
F	E	D	0
G	F	G	0




Minimized State

Present state	Next state		Output <i>z</i>
	<i>w</i> = 0	<i>w</i> = 1	
A	B	C	1
B	D	F	1
C	F	E	0
D	B	G	1
E	F	C	0
F	E	D	0
G	F	G	0



Present state	Next state		Output <i>z</i>
	<i>w</i> = 0	<i>w</i> = 1	
A	B	C	1
B	A	F	1
C	F	C	0
F	C	A	0



Incompletely Specified FSM

• ~~$z=0$~~

- $P_1 = (ABCDEFG)$
- $P_2 = (ABDG)(CEF)$
- $P_3 = (AB)(D)(G)(CE)(F)$
- $P_4 = (A)(B)(D)(G)(CE)(F)$
- $P_5 = (A)(B)(D)(G)(CE)(F)$

• ~~$z=1$~~

- $P_1 = (ABCDEFG)$
- $P_2 = (AD)(BCEFG)$
- $P_3 = (AD)(B)(CEFG)$
- $P_4 = (AD)(B)(CEG)(F)$
- $P_5 = (AD)(B)(CEG)(F)$

Present state	Next state		Output z	
	$w = 0$	$w = 1$	$w = 0$	$w = 1$
A	B	C	0	0
B	D	—	0	—
C	F	E	0	1
D	B	G	0	0
E	F	C	0	1
F	E	D	0	1
G	F	—	0	—

$z = 0$

$w = 1$