


MODULE 4 : DESIGN AND ANALYSIS OF COMBINATIONAL CIRCUITS

Introduction, Half and Full Adder, Half and Full Subtractor, Four Bit Binary Adder, One digit BCD Adder, code conversion, Encoder and Decoder ,Multiplexers and De- multiplexers, Decoders, Binary comparator (2,3 variable)4-bit Magnitude Comparator IC 7485 and ALU IC74181.



Semester: III

Subject: LD


Academic Year: 17-18

CHAPTER - 4

Design & Analysis of combinational circuit


* Combinational logic ckt :-

- Do not use any memory.
so, the previous state of ilp does not have any effect on the present state of the ckt.
- It is a logic ckt the oip of which depends only on the combinational of the ilp's.



Block diagram of combinational ckt.

- It is made up of logic gates.
- It can have number of inputs & outputs



Semester: _____

Subject: _____

Academic Year: _____

combinational ckt operates in three steps.

- 1) It accepts n -different iIP's
- 2) The combination of gates operates on the iIP's.
- 3) "m" different oIP's are produced as per requirement.

Examples

- Adders, subtractors
- Comparator
- Code converters
- Encoders, Decoders
- Multiplexers, Demultiplexers.


* Design combinational logic using statements.

1) Design a combinational logic ckt that will allow iIP signal A to pass through to the oIP only when the control iIP B & C are same otherwise the oIP is high.

- Step I

iIP \rightarrow A

control iIP \rightarrow B & C



Semester: _____


Subject: _____

Academic Year: _____

Step II Draw the truth table


IOP A	Control IOP B C		Output y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


Step III Write k-map for each o/p & get simplified expression



$$\begin{aligned}y &= A + \bar{B}C + B\bar{C} \\&= A + B \oplus C\end{aligned}$$

Step 4 - Combinational CKT





Semester: _____

Subject: _____

Academic Year: _____

* Binary Adders

Types

- 1] Half Adder
- 2] Full Adder

I] Half Adder


- It has two iIP's & 2 oIP's.
- This ckt has two oIP's namely **Carry** & **sum**.




Truth table

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-map





$$\text{sum} = A \oplus B$$



$$\text{carry} = AB$$

Circuit






Semester: _____

Subject: _____

Academic Year: _____

II] Full Adder :


- A three single bit adder ckt called Full adder.
- Two ilp's & carry $C_{in} \rightarrow 3$ ilp's
- Three ilp's & two olp combinational ckt.



Truth Table

Inputs			outputs	
A	B	Cin	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


K-map - sum




$$\begin{aligned}
 S &= \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + ABC_{in} + A\overline{B}\overline{C}_{in} \\
 S &= C_{in}(\overline{A}\overline{B} + AB) + \overline{C}_{in}(\overline{AB} + A\overline{B}) \\
 &= \text{Ex-NOR} \quad \text{Ex-OR}
 \end{aligned}$$

$$S = C_{in} \oplus A \oplus B$$

K-map - Carry $\rightarrow C_o = AB$



$$C_o = AB + AC_{in} + BC_{in}$$




Semester: _____

Subject: _____



Academic Year: _____

Logic diagram for Full Adder



* Design Full Adder using half adder

- Full adder ckt can be constructed b. using two half adders





Semester: _____

Subject: _____

Academic Year: _____

$$S = A \oplus B \oplus C_{in}$$

$$C_o = AB + BC_{in} + AC_{in}$$

* Binary subtractors

Types

1] Half subtractor

2] Full "


I] Half subtractor:

- with two inputs & two outputs
- outputs namely difference & borrow
- subtraction ($A - B$)

where $A \rightarrow$ minuend bit

$B \rightarrow$ subtrahend bit

ckt diagram



Truth Table

I/P's		output's	
A	B	D	B _o
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




Semester: _____

Subject: _____


Academic Year: _____

K-map


K-map For difference (D)



K-map For Borrow (B_0)




Logic diagram




II) Full subtractor :-

- It is combinational ckt with three inputs A, B & B_{in} & two outputs D & B₀
- (A - B - B_{in})

where A → minuend bit
B → subtrahend bit
B_{in} → borrow produced by previous stage





Semester: _____


Subject: _____

Academic Year: _____

Truth Table


Inputs			Outputs	
A minuend	B subtrahend	Bin previous borrow	D (A-B-Bin)	B ₀
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for Difference (D)



$$D = \overline{A} \overline{B} B_{in} + \overline{A} B \overline{B}_{in} + A \overline{B} \overline{B}_{in} + ABB_{in}$$

K-map for Borrow (B₀)



$$B_0 = \overline{A} B_{in} + \overline{A} B + BB_{in}$$



Semester: _____

Subject: _____

Academic Year: _____

Logic diagram For full subtractor

$$D = \overline{A}\overline{B}B_{in} + \overline{A}B\overline{B}_{in} + A\overline{B}\overline{B}_{in} + AB\overline{B}_{in}$$

$$= B_{in} (\overline{A}\overline{B} + AB) + \overline{B}_{in} (\overline{A}B + A\overline{B})$$

EX-NOR EX-OR

$$D = B_{in} (\overline{A} \oplus B) + \overline{B}_{in} (A \oplus B)$$

Let $\boxed{A \oplus B = C}$


$$= B_{in} (\overline{C}) + \overline{B}_{in} (C)$$

$$= B_{in} \overline{C} + \overline{B}_{in} C$$

$$= \cancel{B_{in} (\overline{C} + C)} = B_{in} \oplus C$$

$$\boxed{D = B_{in} \oplus A \oplus B}$$

$$\boxed{B_o = \overline{A}B_{in} + \overline{A}B + BB_{in}}$$



Logic diagram.

$$D = B_{in} \oplus A \oplus B$$



$$B_o = \overline{A}B_{in} + \overline{A}B + BB_{in}$$




Semester: _____


Subject: _____

Academic Year: _____

* Full subtractor using Half subtractors

Implementation of Full subtractor using two half subtractors & OR gate.





Semester: _____

Subject: _____

Academic Year: _____


* Code Converters: —

I] Binary to BCD code Converter

- we will convert 4-bit binary code into BCD code.

Truth table

Binary I/P				BCD O/P				
A	B	C	D	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1	0
0	0	1	1	0	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	0
0	1	1	1	0	0	1	1	1
1	0	0	0	0	1	0	0	0
1	0	0	1	0	1	0	0	1
1	0	1	0	1	0	0	0	0
1	0	1	1	1	0	0	0	1
1	1	0	0	1	0	0	1	0
1	1	0	1	1	0	0	1	1
1	1	1	0	1	0	1	0	0
1	1	1	1	1	0	1	0	1



Semester: _____

Subject: _____

Academic Year: _____

K-map simplification for each o/p

For B_4

AB \ CD	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	1	1
10	0	0	0	0

for B_3

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	0
10	1	1	0	0

$$B_4 = AB + AC$$

$$B_4 = A(B+C)$$

For B_2

AB \ CD	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	1	1
10	0	0	0	0

$$B_2 = \bar{A}B + BC$$

$$B_2 = B(\bar{A}+C)$$

For B_1

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	1	1	0	0
10	0	0	0	0

$$B_1 = \bar{A}C + ABC\bar{C}$$

For B_0

AB \ CD	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	0	1	1	0
10	0	1	1	0

$$B_0 = D$$








Semester: _____

Subject: _____

Academic Year: _____

Combinational ckt





Semester: _____

Subject: _____

Academic Year: _____

II] BCD to Gray code converter:-

- BCD represents 0 to 9 & 10 to 15
are don't care. Truth-Table

Decimal	BCD I/P's D ₃ D ₂ D ₁ D ₀				Gray O/P's G ₃ G ₂ G ₁ G ₀			
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1

with the help of EX-OR table


Step II prepare K-map

		For G ₃			
		00	01	11	10
D ₃ D ₂	00				
	01				
D ₃ D ₂	11	X	X	X	X
	10	1	1	X	X

$$G_3 = D_3$$

		For G ₂			
		00	01	11	10
D ₃ D ₂	00				
	01	1	1	1	1
D ₃ D ₂	11	X	X	X	X
	10	1	1	X	X

$$G_2 = D_2 + D_3$$



Semester: _____

Subject: _____

Academic Year: _____

For G_1

$D_3 D_0$	$D_1 D_0$	$D_3 D_2$	$D_1 D_2$
1 1	1 1		
X X	X X		
		X X	X X

For G_0


$D_3 D_0$	$D_1 D_0$	$D_3 D_2$	$D_1 D_2$
1 1	1 1		
X X	X X		
		X 1	1 X

$$G_1 = D_2 \bar{D}_1 + \bar{D}_2 D_1 \\ = D_2 \oplus D_1$$

$$G_0 = (\bar{D}_1 D_0 + D_1 \bar{D}_0) \\ = D_1 \oplus D_0$$

Step III Combinational ckf

BCD to gray converter





Semester: _____

Subject: _____

Academic Year: _____

III) Gray to BCD code converter

Convert 4-bit gray code into corresponding BCD code, show truth table & implement using gates.

Step I: Truth table

Decimal	Gray input				BCD output			
	G ₃	G ₂	G ₁	G ₀	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	1	0	0	1	0
3	0	0	1	0	0	0	1	1
4	0	1	1	0	0	1	0	0
5	0	1	1	1	0	1	0	1
6	0	1	0	1	0	1	1	0
7	0	1	0	0	0	1	1	1
8	1	1	0	0	1	0	0	0
9	1	1	0	1	1	0	0	1

Step II → k-map

		For D ₃			
		G ₃	G ₂	G ₁	G ₀
		00	01	11	10
		X	X	X	X
		1	1	X	X

$$D_3 = G_3$$

		For D ₂			
		G ₃	G ₂	G ₁	G ₀
		00	01	11	10
		1	1	1	1
		X	X	X	X
				X	X

$$D_2 = G_2$$



Semester: _____

Subject: _____


Academic Year: _____

For D_1				For D_0					
$G_3 G_2 G_1 G_0$	00	01	11	10	$G_3 G_2 G_1 G_0$	00	01	11	10
00					00				
01			1 1		01	1 1			
11	X X	X X			11	X X X X			
10		X X			10	1 X X X			

$$D_1 = G_1$$

$$D_0 = G_0$$

Step III Grey to BCD converter.




IV] BCD to Excess 3 code converter

- Adding 3 (0011) in BCD number

Step I Truth table

Decimal	BCD J/P's				Excess - 3 J/P's				
	D ₃	D ₂	D ₁	D ₀	E ₃	E ₂	E ₁	E ₀	
0	0	0	0	0	0	0	1	1	
1	0	0	0	1	0	1	0	0	
2	0	0	1	0	0	1	0	1	
3	0	0	1	1	0	1	1	0	
4	0	1	0	0	0	1	1	1	
5	0	1	0	1	1	0	0	0	
6	0	1	1	0	1	0	0	1	
7	0	1	1	1	1	0	1	0	
8	1	0	0	0	1	0	1	1	
9	1	0	0	1	1	1	0	0	



Semester: _____

Subject: _____

Academic Year: _____

Step II - K-map

For E₃

D ₃	D ₂	D ₁	D ₀	00	01	11	10
00							
01				1	1	1	1
11	X	X	X	X			
10	1	1	X	X			

For E₂

D ₃	D ₂	D ₁	D ₀	00	01	11	10
00							
01				1	1	1	1
11	X	X	X	X			
10	1	X	X	X			

$$E_3 = D_3 + D_2 D_0 + D_2 + D_1$$

$$E_3 = D_3 + D_2(D_0 + D_1)$$

$$E_2 = \overline{D}_2 D_1 + \overline{D}_2 D_0 + D_2 \overline{D}_1 \overline{D}_0$$

$$E_2 = \overline{D}_2(D_1 + D_0) + D_2 \overline{D}_1 \overline{D}_0$$

For E₁

D ₃	D ₂	D ₁	D ₀	00	01	11	10
00							
01				1			
11	X	X	X	X			
10	1	X	X	X			

$$E_1 = \overline{D}_1 \overline{D}_0 + D_1 D_0$$

$$E_1 = D_1 \oplus D_0$$

(Ex-NOR)

For E₀

D ₃	D ₂	D ₁	D ₀	00	01	11	10
00							
01				1			
11	X	X	X	X	X	X	X
10	1	X	X	X	X	X	X

$$E_0 = \overline{D}_0$$




Semester: _____

Subject: _____

Academic Year: _____

Step III -




BCD to Excess-3 code converter.

V] Binary to Gray Code Converter

VI] Gray to Binary Code Converter

Half Adder




Half Adder Truth Table

INPUTS		OUTPUTS	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

1-bit adder can be easily implemented with the help of the XOR Gate for the output ‘SUM’ and an AND Gate for the ‘Carry’.


K-map for sum and carry

Truth Table		
A	B	SUM
0	0	0
0	1	1
1	0	1
1	1	0




$$\text{Sum} = A\bar{B} + \bar{A}B.$$

Truth Table		
A	B	Carry
0	0	0
0	1	0
1	0	0
1	1	1



$$\text{Carry} = AB$$

Half Adder Logic Diagram



Truth Table for Full Adder

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map-for sum

		BC _{IN}		00	01	11	10
		0	0	1	0	1	
A	0	1	0	1	0	1	
	1	0	1	0	1	0	


The simplified equation for sum is $S = A\bar{B}\bar{C}_{in} + A\bar{B}C\bar{C}_{in} + ABC_{in}$

K-map-For Carry


		BC _{IN}	00	01	11	10
		0	0	0	1	0
		1	0	1	1	1
A		0	0	1	1	1
1		1	1	1	1	1

The simplified equation for COUT is $COUT = AB + ACIN + BCIN$

Full Adder Logic Circuit



Adders Are Classified Into Two Types



Binary Subtractor

Subtractor :

Subtractor is the one which used to subtract two binary number(digit) and provides Difference and Borrow as a output.In digital electronics we have two types of subtractor.


- 1) Half Subtractor
- 2) Full Subtractor

Half Subtractor

Half Subtractor :


Half Subtractor is used for subtracting one single bit binary digit from another single bit binary digit. The truth table of Half Subtractor is shown below.

Half Subtractor





A	B	D	B_o
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table




Full Subtractor

Minuend (A)	Subtrahend (B)	Borrow In (Bin)	Difference (D)	Borrow Out (Bo)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




$$D = \overline{A} \cdot \overline{B} \cdot B_{in} + \overline{A} \cdot B \cdot \overline{B}_{in} + A \cdot \overline{B} \cdot \overline{B}_{in} + A \cdot B \cdot B_{in}$$



$$B_o = \overline{A} \cdot \overline{B} \cdot B_{in} + \overline{A} \cdot B \cdot \overline{B}_{in} + \overline{A} \cdot B \cdot B_{in} + A \cdot B \cdot B_{in}$$

full subtractor using logic gates.





Semester: _____

Subject: _____

Academic Year: _____

*

Combinational logic design using
Multiplexer :

ex 1]

Decimal	IIP	OIP	
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	0


ANS →

Step I: Express the OIP y in
SOP Form

$$y = \sum m(1, 3, 4, 6)$$

Step II: Connect data IIP's 1, 3, 4, 6
to logic 1 & the remaining
to logic 0

Step III: connect IIP A, B, C to the
select lines S_2, S_1, S_0 respectively




Semester: _____

Subject: _____

Academic Year: _____

Step 4: Draw the logic Diagram



Ex 2] Implement the logic fun' EC

$F(A, B, C) = \sum m(1, 3, 4, 6)$ using
4:1 mux

\Rightarrow Given $F(A, B, C) = \sum m(1, 3, 4, 6)$

step I: Apply two variables B & C
to the select i/p's lines S₁ & S₀
respectively.



Semester: _____

Subject: _____

Academic Year: _____

Step II: - write the design table.

	D ₀	D ₁	D ₂	D ₃	← Data iIP's
A	0	1	2	3	→ Row 1
A	4	5	6	7	→ Row 2
	↓	↓	↓	↓	
	A	\bar{A}	A	\bar{A}	

Encircle those minterms corresponding to which the oIP is 1
(minterms 1, 3, 4, 6)

Step III: check the column in the design table.

Rule 1: If both minterms in a column are not circled, the apply logic $\underline{0}$ to the corresponding data iIP.

Rule 2: If only the minterm in the 2nd row is encircled the A should be applied to that data iIP.

Note: In this example, we should apply A for data iIP $D_0 + D_2$



Semester: _____

Subject: _____


Academic Year: _____

Rule 3: IF only the minterm in 1st row is encircled, then \bar{A} should be applied to that data i/p.

Note: In this example, we should apply \bar{A} to data i/p D_1 & D_3 .

Rule 4: IF both minterms in the column are encircled, then apply logic 1 to the corresponding data i/p.

Step 4: Draw the logic diagram using 4:1 mux.



logic diagram



Parshvanath Charitable Trust
A. P. SHAH INSTITUTE OF TECHNOLOGY

(Approved by AICTE New Delhi & Govt. of Maharashtra, Affiliated to University of Mumbai)
(Religious Jain Minority)

Semester: _____

Subject: _____

Academic Year: _____

ex 3] Implement the following funⁿ
using 16:1 multiplexer

$$F(A, B, C, D) = \Sigma m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$$

→ Step I: Apply the IIP variables
B, C, D, E to the select IIP's.
 S_3, S_2, S_1 & so respectively.

Step II: Write the design table
& follows the rules from
example 2

IIP's	P_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	D_8	D_9	D_{10}	D_{11}	D_{12}	D_{13}	D_{14}	D_{15}
\bar{A}	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
IIP to muse	A	A	\bar{A}	0	\bar{A}	0	\bar{A}	0	A	1	0	0	0	1	1	

Step III


Rule Please follow the rules from example 2

A → only encircled no. From 2nd row

\bar{A} → " " " " " " 1st row

0 → both nos are not encircled in 1st & 2nd row

1 → " " " " " " encircled in 1st & 2nd row




Semester: _____

Subject: _____

Academic Year: _____

Step III: Relize the logic ckt.



Logic Diagram using 16:1 mux



Semester: _____

Subject: _____

Academic Year: _____

* Multiplexer tree :


- The mux having more no. of i/p's can be obtained by cascading two or more multiplexers with less no. of inputs.

ex) Implement 4:1 mux Using 2:1 mux



selects i/p's	O/P
S ₁ , S ₀	y
0 0	D ₀
0 1	D ₁
1 0	D ₂
1 1	D ₃

Mux 1 } Truth
Mux 2 } Table





Semester: _____

Subject: _____

Academic Year: _____

Ex2] Design 16:1 multiplexer using 4:1 mux

select i/p's				o/p
s_3	s_2	s_1	s_0	y
0	0	0	0	D_0
0	0	0	1	D_1
0	0	1	0	D_2
0	0	1	1	D_3
				D_4
0	1	0	0	D_5
0	1	0	1	D_6
0	1	1	0	D_7
				D_8
1	0	0	0	D_9
1	0	0	1	D_{10}
1	0	1	0	D_{11}
1	0	1	1	D_{12}
				D_{13}
1	1	0	1	D_{14}
1	1	1	0	D_{15}
				D_{16}

Mux 1 $s_3 s_2 = 00$ selects y_1
[$D_0 - D_3$]

Mux 2 $s_3 s_2 = 01$ selects y_2
[$D_4 - D_7$]

Mux 3 $s_3 s_2 = 10$ selects y_3
[$D_8 - D_{11}$]


Mux 4 $s_3 s_2 = 11$ selects y_4
[$D_{12} - D_{15}$]



Semester: _____

Subject: _____

Academic Year: _____



16:1 mux using 4:1 mux.




Semester: _____

Subject: _____

Academic Year: _____

ex 3] Design 32:1 mux using 4:1 mux





Semester: _____

Subject: _____

Academic Year: _____

* Demultiplexer Tree 1


ex 1] Implement 1:4 demux using 1:2 demux


⇒

IIP's		OIP's			
S_0	S_1	y_3	y_2	y_1	y_0
0	0	0	0	0	D_0
0	1	0	0	D_0	0
1	0	0	D_0	0	0
1	1	D_0	0	0	0

Demux 1 Demux 2

- select lines S_0 of the both 1:2 demux are connected together & brought out as S_0 line of the 1:4 demux.





Semester: _____

Subject: _____

Academic Year: _____

ex 2] Implemented 1:16 demux using 1:4 demux

→ Truth table

o/p's

$S_3 S_2$	$S_3 S_2 S_1 S_0$	$y_0 y_1 y_2 y_3$	$y_4 y_5 y_6 y_7$	$y_8 y_9 y_{10} y_{11}$	$y_{12} y_{13} y_{14} y_{15}$
0 0	0 0 0 0	D ₀ 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
Demux	0 0 0 1	0 D ₀ 0 0	0 0 0 0	0 0 0 0	0 0 0 0
2 Selected	0 0 1 0	0 0 D ₀ 0	0 0 0 0	0 0 0 0	0 0 0 0
0 0 1 1	0 0 0 D ₀	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
$S_3 S_2$	$S_3 S_2 S_1 S_0$	$y_0 y_1 y_2 y_3$	$y_4 y_5 y_6 y_7$	$y_8 y_9 y_{10} y_{11}$	$y_{12} y_{13} y_{14} y_{15}$
0 1	0 1 0 0	0 0 0 0	D ₀ 0 0 0	0 0 0 0	0 0 0 0
Demux	0 1 0 1	0 0 0 0	0 0 D ₀ 0	0 0 0 0	0 0 0 0
3 Selected	0 1 1 0	0 0 0 0	0 0 0 D ₀	0 0 0 0	0 0 0 0
0 1 1 1	0 0 0 0	0 0 0 0	D ₀ 0 0 0	0 0 0 0	0 0 0 0
$S_3 S_2$	$S_3 S_2 S_1 S_0$	$y_0 y_1 y_2 y_3$	$y_4 y_5 y_6 y_7$	$y_8 y_9 y_{10} y_{11}$	$y_{12} y_{13} y_{14} y_{15}$
1 0	1 0 0 0	0 0 0 0	0 0 0 D ₀	0 0 0 0	0 0 0 0
Demux	1 0 0 1	0 0 0 0	0 0 0 0	D ₀ 0 0 0	0 0 0 0
4 Selected	1 0 1 0	0 0 0 0	0 0 0 0	0 0 D ₀ 0	0 0 0 0
1 0 1 1	0 0 0 0	0 0 0 0	0 0 0 0	D ₀ 0 0 0	0 0 0 0
$S_3 S_2$	$S_3 S_2 S_1 S_0$	$y_0 y_1 y_2 y_3$	$y_4 y_5 y_6 y_7$	$y_8 y_9 y_{10} y_{11}$	$y_{12} y_{13} y_{14} y_{15}$
1 1	1 1 0 0	0 0 0 0	0 0 0 0	0 0 0 D ₀	0 0 0 0
Demux	1 1 0 1	0 0 0 0	0 0 0 0	0 0 0 0	D ₀ 0 0 0
5 Selected	1 1 1 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 D ₀ 0
1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 D ₀


$S_3 \quad S_2$ Demux Selection

0 0 → 2

0 1 → 3

1 0 → 4


1 1 → 5



Semester: _____

Subject: _____

Academic Year: _____



1:16 Demux using 1:4 Demux



Semester: _____

Subject: _____

Academic Year: _____

* Use Demux in combinational logic Design.

ex1] Implement Full adder using
1:8 Demux

⇒

IIP's			OIP's		
A	B	C	sum	Carry	decimal
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	2
0	1	1	0	1	3
1	0	0	1	0	4
1	0	1	0	1	5
1	1	0	0	1	6
1	1	1	1	1	7

INFORMATION TECHNOLOGY
Boolean expression [Minterms] in SOP Form

For Sum & Carry

1] Sum = $\Sigma m(1, 2, 4, 7)$

2] Carry = $\Sigma m(3, 5, 6, 7)$




Semester: _____

Subject: _____

Academic Year: _____

Design of Full Adder using 1:8 demux



Ex 2] Implement full subtractor using 1:8 Demultiplexer

→

TIP's			Difference		OPP's		Decimal
A	B	C	0	1	0	1	0
0	0	0	0	1	0	1	0
0	0	1	1	0	1	0	1
0	1	0	1	1	1	0	2
0	1	1	0	0	0	1	3
1	0	0	1	0	0	0	4
1	0	1	0	1	0	0	5
1	1	0	0	0	0	1	6
1	1	1	1	1	1	1	7



Semester: _____

Subject: _____


Academic Year: _____


From the truth table we can express the difference & Borrow of OP's in the SOP form.

$$\text{Difference } (D) = \Sigma m(1, 2, 4, 7)$$

$$\text{Borrow } (B) = \Sigma m(1, 2, 3, 7)$$

Design Full subtractor using 1:8 demux.





Semester: _____


Subject: _____

Academic Year: _____

* **BCD [Binary Coded Decimal] Adder:**

- Using IC 74283
- It can't be greater than 9
Range [0-9]
- If $\text{sum} \leq 9$ & $\text{Carry} = 0$,
then result is correct & in the true BCD Form
- If $\text{sum} > 9$ or $\text{Carry} = 1$,
then result is wrong & not in true BCD Form
- Wrong result can be corrected by adding six (0110)

Block Diagram - Two-4-bit BCD numbers





Semester: _____

Subject: _____

Academic Year: _____

ex1] Design BCD Adder using 4-bit binary Adders.

→ Truth table for 4-bit binary Adders.

Decimal	IIP's				OIP y
	s_3	s_2	s_1	s_0	
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	1	1
13	1	1	0	0	1
14	1	1	1	0	1
15	1	1	1	1	1

K-map for OIP y.


s_3, s_0	00	01	11	10
s_3, s_2	00	0	0	0
s_3, s_2	01	0	0	0
s_3, s_2	11	1	1	1
s_3, s_2	10	0	0	1



Semester: _____

Subject: _____

Academic Year: _____



Case I : Sum $\leq g$ & Carry = 0

- OIP of combinational ckt $y_1 = 0$
- $\therefore B_3, B_2, B_1, B_0 = 0000$ for adder 2
- OIP of adder 2 is same as that of adder-1



Semester: _____

Subject: _____

Academic Year: _____

Case - II : - sum > 9 & Carry = 0

- OIP of adder is greater than 9, then OIP of y_1 of combinational CKT becomes 1.
 $\therefore B_3 B_2 B_1 B_0 = 0110$ of adder 2
- \because six (0110) will be added to the sum OIP of adder -1.
- we get corrected result of BCD at the sum OIP of adder -2

Case - III: sum ≤ 9 but carry = 1

- As Carry OIP of adder 1 is high, $y_1^* = 1$.
 $\therefore B_3 B_2 B_1 B_0 = 0110$ will be added to the sum OIP of adder 1
- we get the corrected BCD result at the sum OIP of adder -2.




Semester: _____

Subject: _____

Academic Year: _____

* Magnitude Comparators : —



- It is a Combinational ckt ,
- It has three outputs , those are $A > B$, $A = B$ & $A < B$.
- It is depending on the result of comparison , one of these OLP's will go high .
- It has Four types

- 1] 1 - Bit Binary Comparator
- 2] 2 - " " "
- 3] 4 - " " "
- 4] 8 - " " "



Semester: _____

Subject: _____

Academic Year: _____

F] 1-Bit Binary Comparator:

- It has two IIP's A & B & three outputs 1] $A < B$ 2] $A = B$ 3] $A > B$
- Truth Table

IIP's		OIP's		
A	B	$y_1 = A < B$	$y_2 = A = B$	$y_3 = A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

K-map

For y_1

A	B	0	1
0	0	0	1
1	0	0	0

$$y_1 = \overline{A}B$$

For y_2

A	B	0	1
0	0	1	0
1	0	0	1

$$y_2 = \overline{A}\overline{B} + AB$$

$$y_2 = A \oplus B$$

For y_3

A	B	0	1
0	0	0	0
1	0	1	0

$$y_3 = A\overline{B}$$




Parshvanath Charitable Trust
A. P. SHAH INSTITUTE OF TECHNOLOGY

(Approved by AICTE New Delhi & Govt. of Maharashtra, Affiliated to University of Mumbai)
(Religious Jain Minority)

Semester: _____

Subject: _____

Academic Year: _____



Realization of one bit comparator

II] 2-bit magnitude comparator :-

Truth Table

JIP's				OIP's		
A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Subject Incharge: _____

Page No: 43

Department of Information Technology




Semester: _____

Subject: _____

Academic Year: _____


k-maps

For $A < B$




$$A < B = \overline{A}_1 \overline{A}_0 B_0 + \overline{A}_1 B_1 + \overline{A}_0 B_1 B_0$$

For $A > B$:



$$A > B = A_0 \overline{B}_1 \overline{B}_0 + A_1 A_0 \overline{B}_0 + A_1 \overline{B}_1$$

For $A = B$



$$A = B = (A_1 \odot B_1) (A_0 \odot B_0)$$

EX-NOR




Semester: _____

Subject: _____

Academic Year: _____

Logic Diagram for 2-bit comparator





Semester: _____

Subject: _____

Academic Year: _____

★

Encoders

Block Diagram



- Combinational ckt
- Inverse operⁿ of the decoder
- $n \rightarrow$ number of ilp lines
- $m \rightarrow$ number of olp lines

Types

- 1] Priority Encoder
- 2] Decimal to BCD
- 3] Octal to Binary (8:3)
- 4] Hexadecimal to Binary

I) Priority Encoder :-

- This is special type of Encoder
- Priorities are given to the ilp lines.
- These are four ilp's, D₀ to D₃ & two olp's Y₁ & Y₀.
- As shown in block diagram.
D₃ has the highest priority
D₀ " " lowest "




Semester: _____

Subject: _____

Academic Year: _____

Highest priority




Lowest priority

Truth Table

Highest I/P's				Lowest O/P's	
D ₃	D ₂	D ₁	D ₀	Y ₁	Y ₀
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1


K-map

For Y₁



$$Y_1 = D_3 + D_2$$

For Y₀



$$Y_0 = D_3 + \bar{D}_2 D_1$$




Semester: _____

Subject: _____

Academic Year: _____

Implementation - logic Diagram





Logic Diagram for Priority Encoder

II] Octal to Binary Encoder :—

- It has 8 IIP lines & 3 OIP lines.
- It is also called as 8:3 Encoder

Block Diagram





Semester: _____

Subject: _____

Academic Year: _____

Truth Table

TIP's								OIP's		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	B ₀	B ₁	B ₂
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	0	0	1	1	1	1


Boolean expression

$$B_0 = D_4 + D_5 + D_6 + D_7$$

$$B_1 = D_2 + D_3 + D_6 + D_7$$

$$B_2 = D_1 + D_3 + D_5 + D_7$$

Logic Diagram





Semester: _____

Subject: _____

Academic Year: _____

* Decoder:—

- combinational ckt
- It has n i/p & to a maximum 2^n o/p
- It is identical to a demultiplexer without any data i/p.
- It performs the operation which are exactly opposite to those of an encoder.

APPIN

- 1] code converters
- 2] BCD to seven segments decoders


Types:


- 1] 2 to 4 line decoder
- 2] 3 to 8 line decoder
- 3] BCD to seven segment decoder.

I] 2 to 4 line Decoder:—

- It has two i/p's & Four o/p's

Block diagram





Semester: _____

Subject: _____

Academic Year: _____

Truth Table

It shows that OLP is 1 for only a specific combination of ILP's.

ILP's		OLP's			
A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

logical expression .


$$D_0 = \overline{A} \overline{B}$$

$$D_1 = \overline{A} B$$

$$D_2 = A \overline{B}$$

$$D_3 = A B$$

combinational logic CKT





Semester: _____


Subject: _____

Academic Year: _____

II) 3 to 8 line Decoder :-


- It has three IIP's & 8 OIP's
- IIP's are A, B & C
- OIP's are D₀ to D₇

Block diagram



Truth Table

IIP's			OIP's							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



Semester: _____

Subject: _____

Academic Year: _____

Boolean Expression

$$D_0 = \overline{A} \overline{B} \overline{C}$$

$$D_1 = \overline{A} \overline{B} C$$

$$D_2 = \overline{A} B \overline{C}$$

$$D_3 = \overline{A} B C$$

$$D_4 = A \overline{B} \overline{C}$$

$$D_5 = A \overline{B} C$$

$$D_6 = A B \overline{C}$$

$$D_7 = A B C$$

Combinational logic CKT - 3 to 8 line decoder

