Lab 3: Advanced Topics Using VHDL

University of Guelph ENGG*3050 Winter 2016 Professor Shawki Areibi

Graham Thoms 0795111 Vithursan Thangarasa 0821795

Group 6

1 Introduction

This lab required the use of VHDL to be used as tool for design entry and design the following circuits:

- 3-bit full adder using different architecture configuration specification for each bit
- N-bit counter making use of generics

The circuits were then tested and debugged by mapping on to the NEXYS3 Spartan-6 FPGA board, and performing simulations using Xilinx ISE Simulator.

2 Summary of Circuit Designs

This section outlines the preliminary work, implementation approaches, and simulation results of the respective circuits.

2.1 3-bit Full Adder with Architecture Configuration Specification

2.1.1 Truth Table for Specified Full Adder

The table presented in Table 1 is the truth table for the required full adder. The block diagram for the 1-bit full and 3-bit full adder is depicted in **Figure 1**.

Cin	x	Y	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 1 Shows the truth table of the specified ALU.

2.1.2 1-Bit and 3-Bit Full Adder

Inputs X and Y are sent into the full adder along with the carry in bit to produce the sum and carry-out bits. In order to create a 3-bit full adder three 1-bit full adders were cascaded to produce a 3-bit output. Each bit of the 3-bit full adder used a different architecture configuration that can be seen in the VHDL Implementation found in **Appendix A**.




Figure 1 Shows the implementation of the 1-bit and 3-bit full adder with architecture specification configuration.

2.1.3 Testbench for 3-Bit Full Adder using Architecture Specification Configurations

In **Figure 2** input A was held at a fixed number of 6 with changing values of B and Ci in order to test the sum and carry out bits, output = $\{Co, S(2), S(1), S(0)\}$. Simulations were proven to give correct output, for example when A = 6, B = 5, Ci = 0 the output was $\{Co, S(2), S(1), S(0)\}$ = $\{1010\}$ = 11. Implementation of the test bench can be found in Appendix B.




Figure 2 Shows the logic waveform of the 3-bit Full Adder.

Three switches each were used for inputs A and B to represent bits with a push button representing the carry in bit. LEDs were used to indicate final sum and carry out bit on the NEXYS3 board. UCF file is shown below in **Figure 3**.

```
FullAdder UCF.ucf
  1 # input A(0,1,2)
  2 NET A(0) LOC=T10;
  3 NET A(1) LOC=T9;
  4 NET A(2) LOC=V9;
  5
  6 # input B(0,1,2)
      NET B(0) LOC=N8;
  7
      NET B(1) LOC=U8;
  8
  Q
      NET B(2) LOC=V8;
 10
 11
      # input carry in
 12 NET Ci LOC=D9;
 13
 14 # output sum(0,1,2)
 15 NET S(0) LOC=U16;
 16 NET S(1) LOC=V16;
      NET S(2) LOC=U15;
 17
 18
 19
      # output carry out
 20
      NET Co LOC=V15;
```

Figure 3 Shows the UCF for the 3-bit Full Adder.

2.2 N-Bit Counter

The behavioural and testbench VHDL code can be found in **Appendix C** and **D**.

2.2.1 Implementation Approach to the N-Bit Counter

A counter that follows the binary number sequence is called a binary counter. In VHDL language it is possible to describe a variable-size counter by using a generic declaration. The switch ("T10") was used to simulate the clock, "rising edge" and "falling edge". When a clock event occurs, a value of "1" is added to the n-bit "count" vector. The push button ("D9") was used to reset and clear all bits to "0". Depending on the the value of "n", the LEDs were used to show the count value in binary on the NEXYS3 board. For demonstration purposes, the maximum value of the counter is 8-bits since there are a total of 8 LEDs. The UCF file is shown below in **Figure 4**.

```
1 NET clk LOC=T10;
2
3 NET clr LOC=D9;
4
5 NET q[0] LOC=U16;
6 NET q[1] LOC=U16;
7 NET q[2] LOC=U15;
8 NET q[3] LOC=U15;
9 NET q[4] LOC=M11;
10 NET q[5] LOC=N11;
11 NET q[6] LOC=R11;
12 NET q[7] LOC=T11;
```

Figure 4 Shows the UCF file for the n-bit Counter.

2.2.2 Testbench for N-Bit Counter

In **Figure 5** the testbench simulation for the counter was performed for a 4-bit counter. As seen below, when the clock is on a rising edge, the counter counts from "0000" to "1111" increasing by "0001". Thus, the output vector "q" presents this binary number sequence accordingly.






Figure 5 Shows the logic waveform of the n-bit Counter.

2.2.3 Resources for 4-Bit, 8-Bit, 16-Bit Counter

The resources used for 4-Bit, 8-Bit, and 16-Bit counters are presented in **Figures 6**, **7**, and **8** respectively. It can be seen that the number of LUTs and Slice Registers required is proportional to the "n" value of the n-bit counter. The number of IOBs used is 2 more than the number of Slice Registers.

Device Utilization Summary (estimated values)						
Logic Utilization	Used	Available	Utilization			
Number of Slice Registers	4	18224	0%			
Number of Slice LUTs	4	9112	0%			
Number of fully used LUT-FF pairs	0	8	0%			
Number of bonded IOBs	6	232	2%			
Number of BUFG/BUFGCTRLs	1	16	6%			

Figure 6 Resources used for 4-Bit Counter.

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice Registers	8	18224	0%		
Number of Slice LUTs	8	9112	0%		
Number of fully used LUT-FF pairs	0	16	0%		
Number of bonded IOBs	10	232	4%		
Number of BUFG/BUFGCTRLs	1	16	6%		

Figure 7 Resources used for 8-Bit Counter.

Device Utilization Summary (estimated values)						
Logic Utilization	Used	Available	Utilization			
Number of Slice Registers	16	18224	0%			
Number of Slice LUTs	16	9112	0%			
Number of fully used LUT-FF pairs	16	16	100%			
Number of bonded IOBs	18	232	7%			
Number of BUFG/BUFGCTRLs	1	16	6%			

Figure 8 Resources used for 16-Bit counter.

3 Conclusion

In the final analysis, this lab helped develop a stronger understanding of using configuration specification to change the architecture of a single entity when designing the 3-Bit Full Adder. Also, it helped show how the generic declaration can be used to create generic circuits, as presented in the implementation of the n-bit counter.

4 Recommendations

In the future, students can be asked to implement a more advanced n-bit circuit using the generic declaration. As a result, this will help gain more experience in advanced VHDL topics, and build further on ENGG*2410.

FullAdder1bit.vhd

Mon Feb 22 23:11:00 2016

```
-- Engineer: Graham Thoms
    -- Create Date:
                    19:44:35 02/20/2016
    -- Design Name:
    -- Module Name: FullAdderlbit - Behavioral
 8
    -- Project Name:
 Q
    -- Target Devices:
10
    -- Tool versions:
11
    -- Description:
12
    -- Dependencies:
13
14
15
    -- Revision:
16
    -- Revision 0.01 - File Created
17
    -- Additional Comments:
18
19
    ______
20
   library IEEE;
21
    use IEEE.STD_LOGIC_1164.ALL;
22
23
    -- Uncomment the following library declaration if using
24
   -- arithmetic functions with Signed or Unsigned values
25
    --use IEEE.NUMERIC STD.ALL;
26
27
   -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
29
    --library UNISIM;
30
    --use UNISIM.VComponents.all;
31
32
33
                         1 BIT FULL ADDER
3.4
35
36
37
    entity FullAdderlbit is
    Port (a : in STD_LOGIC;
b : in STD_LOGIC;
                                    -- bit a
-- bit b
38
39
40
              ci : in STD_LOGIC;
                                    -- bit carry in
              s : out STD_LOGIC; -- bit sum = a + b + ci
co : out STD_LOGIC); -- bit carry out
41
42
43
    end FullAdderlbit;
44
45
    ----- data flow -----
46
    architecture FA_dataflow of FullAdderlbit is
47
48
      -- dataflow of fulladder
49
50
51
    begin
52
53
       -- logic gates for full adder design
54
55
       s <= ((a xor b) xor ci);
56
      co <= ((a and b) or ((a xor b) and ci)); -- carry out
57
```

```
FullAdder1bit.vhd
  58
       end FA dataflow;
  59
  60
       ----- end data flow -----
  61
  62
       ----- structural -----
  63
  64
      architecture FA struct of FullAdderlbit is
  65
  66
         -- components needed for building circuit
  67
  68
         component xor 2 is
  69
             Port ( x : in STD_LOGIC;
  70
                 y : in STD_LOGIC;
  71
                  g : out STD LOGIC);
  72
         end component;
  73
  74
         component and 2 is
            Port ( x : in STD LOGIC;
  75
  76
                 y : in STD LOGIC;
  77
                  g : out STD LOGIC);
  78
         end component;
  79
  80
         component or_2 is
  81
            Port ( x : in STD LOGIC;
                  y : in STD_LOGIC;
  82
  83
                  g : out STD_LOGIC);
  84
         end component;
  85
  86
         -- intermediate wires
  87
  88
         signal wireABxor, wireABand, wireABCand:STD LOGIC;
  89
  90
         begin
  91
  92
         -- porting of individual components to make full adder
  93
            U0: xor_2 port map(a,b,wireABxor);
  94
            U1: and_2 port map(a,b,wireABand);
  95
  96
            U2: xor_2 port map(wireABxor,ci,s);
            U3: and_2 port map(wireABxor,ci,wireABCand);
  97
  98
            U4: or_2 port map(wireABCand,wireABand,co);
  99
 100
       end FA struct;
 101
 102
       ----- end structural -----
 103
       ----- behavioural -----
 104
 105
 106
       architecture FA_Behav of FullAdderlbit is
 107
 108
      begin
 109
         FA: process(a,b,ci)
 110
 111
         begin
 112
```

-- multiplexer logic for full adder

113

114

168 169

170

end and 2;

171 architecture structural of and 2 is

Mon Feb 22 23:11:00 2016

FullAdder1bit.vhd

```
172
173 begin
174
    g <= x and y; -- output
175
176
     end structural;
    -----
177
178
                          END AND2
179
180
181
                          OR2
182
     library IEEE;
183
    use IEEE.STD_LOGIC_1164.ALL;
184
185
    -- two input OR gate
186
187
188
     entity or_2 is
        Port ( x : in STD_LOGIC; -- input x
y : in STD LOGIC; -- input y
g : out STD_LOGIC); -- output g = x or y
189
190
191
192
    end or_2;
193
194
     architecture structural of or 2 is
195
196
    begin
      g <= x or y; -- output
197
198
     end structural;
199
200
201
                END OR2
202
203
204
```

```
-- Company:
    -- Engineer: Graham Thoms
 3
 5
    -- Create Date: 17:44:59 02/20/2016
 6
    -- Design Name:
    -- Module Name: FullAdder_VHDL - Behavioral
 7
 8
    -- Project Name:
 9
     -- Target Devices:
    -- Tool versions:
10
11
    -- Description:
12
    -- Dependencies:
13
14
    -- Revision:
15
     -- Revision 0.01 - File Created
16
    -- Additional Comments:
17
18
19
    library IEEE;
20
21
    use IEEE.STD LOGIC 1164.ALL;
22
    use WORK.all;
23
    -- Uncomment the following library declaration if using
24
    -- arithmetic functions with Signed or Unsigned values
25
    --use IEEE.NUMERIC STD.ALL;
26
27
    -- Uncomment the following library declaration if instantiating
28
29
    -- any Xilinx primitives in this code.
    --library UNISIM;
3.0
31
    --use UNISIM.VComponents.all;
32
33
                          3 BIT FULL ADDER
34
35
36
37
    entity FullAdder VHDL is
      Port ( A : in STD LOGIC VECTOR(2 downto 0);
38
                                                            -- input bits A1, A2, A3
39
               B : in STD_LOGIC_VECTOR (2 downto 0);
                                                            -- input bits B1, B2, B3
               Ci : in STD_LOGIC;
                                                            -- Carry in bit
40
               S : out STD_LOGIC_VECTOR (2 downto 0);
Co : out STD_LOGIC);
                                                            -- output sum S(i) = A(i) + B(i)
41
42
                                                            -- carry out bit
43 end FullAdder VHDL;
44
45 architecture Behavioral of FullAdder VHDL is
46
       -- uses three 1 bit full adders cascaded together
47
48
49
       component FullAdderlbit is
           Port ( a : in STD_LOGIC;
50
                  b : in STD LOGIC;
51
52
                  ci : in STD LOGIC;
53
                  s : out STD_LOGIC;
54
                  co : out STD LOGIC);
55
      end component;
56
57
       -- each bit has a different architecture configuration
```

Mon Feb 22 23:10:11 2016

```
for BO: FullAdderlbit use entity WORK.FullAdderlbit (FA_dataflow);
59
     for B1: FullAdderlbit use entity WORK.FullAdderlbit (FA_struct);
60
61
      for B2: FullAdderlbit use entity WORK.FullAdderlbit (FA_Behav);
62
63
      signal cout0, cout1, cout2: STD_LOGIC;
64
65
   begin
66
      -- three 1-bit full adders
67
68
     B0: FullAdderlbit port map (A(0),B(0),Ci,S(0),cout0);
69
     B1: FullAdderlbit port map (A(1),B(1),cout0,S(1),cout1);
70
71
      B2: FullAdderlbit port map (A(2),B(2),cout1,S(2),cout2);
72
73
      -- carry out bit
74
75
      Co <= cout2;
76
77
   end Behavioral;
78
79
80
                        END 3 BIT FULL ADDER
81
    -----
82
83
```

```
______
   -- Company:
    -- Engineer: Graham Thoms
3
 5
    -- Create Date: 23:22:53 02/22/2016
    -- Design Name:
    -- Module Name: H:/ENGG3050/FullAdderVHDL/FullAdderVHDL_testbench.vhd
-- Project Name: FullAdderVHDL
 8
    -- Target Device:
10
    -- Tool versions:
11
     -- Description:
12
13
    -- VHDL Test Bench Created by ISE for module: FullAdder_VHDL
14
15
    -- Dependencies:
16
17
    -- Revision:
    -- Revision 0.01 - File Created
18
19
    -- Additional Comments:
20
21
    -- Notes:
22
    -- This testbench has been automatically generated using types std logic and
23
    -- std logic vector for the ports of the unit under test. Xilinx recommends
    -- that these types always be used for the top-level I/O of a design in order
25
    -- to guarantee that the testbench will bind correctly to the post-implementation
26
    -- simulation model.
27
    -----
28
    LIBRARY ieee;
29
    USE ieee.std logic 1164.ALL;
3.0
   -- Uncomment the following library declaration if using
31
   -- arithmetic functions with Signed or Unsigned values
32
33
    --USE ieee.numeric std.ALL;
34
35
   ENTITY FullAdderVHDL testbench IS
    END FullAdderVHDL testbench;
36
37
   ARCHITECTURE behavior OF FullAdderVHDL testbench IS
38
39
40
        -- Component Declaration for the Unit Under Test (UUT)
41
        COMPONENT FullAdder VHDL
42
43
        PORT (
             A : IN std_logic_vector(2 downto 0);
44
             B : IN std_logic_vector(2 downto 0);
45
46
             Ci : IN std logic;
             S: OUT std_logic_vector(2 downto 0);
Co: OUT std_logic
47
48
49
            );
      END COMPONENT;
50
51
52
53
       --Inputs
54
       signal A : std_logic_vector(2 downto 0) := (others => '0');
55
       signal B : std logic vector(2 downto 0) := (others => '0');
       signal Ci : std_logic := '0';
56
57
```

```
_FullAdderVHDL_testbench.vhd
```

```
58
         --Outputs
        signal S : std logic vector(2 downto 0);
 60
       signal Co : std logic;
         -- No clocks detected in port list. Replace <clock> below with
 61
 62
         -- appropriate port name
 63
        constant period : time := 10 ns;
 64
 65
     BEGIN
 66
 67
         -- Instantiate the Unit Under Test (UUT)
 68
 69
         uut: FullAdder VHDL PORT MAP (
 70
               A => A,
 71
               B => B.
 72
               Ci => Ci,
 73
               S => S,
 74
               Co => Co
 75
 76
         -- Stimulus process
 77
 78
         stim_proc: process
 79
         begin
 80
            -- hold reset state for 100 ns.
 81
           wait for period;
 82
 83
           -- keeping A = 6 and changing B and Ci
 84
           A(0) <= '0'; -- 6
 85
 86
            A(1) <= '1';
            A(2) <= '1';
 87
 88
 89
           B(0) <= '0';
           B(1) <= '0';
 90
           B(2) <= '0';
 91
 92
 93
            Ci <= '0';
 94
 95
            wait for period;
 96
            --6+1=7
 97
 98
            B(0) <= '1'; -- 1
 99
            B(1) <= '0';
100
           B(2) <= '0';
101
102
            Ci <= '0';
103
104
105
            wait for period;
106
107
            --6 + 5 = 11
108
            B(0) <= '1'; -- 5
109
110
            B(1) <= '0';
            B(2) <= '1';
111
112
113
            Ci <= '0';
114
```

```
Mon Feb 22 23:46:17 2016
```

```
_FullAdderVHDL_testbench.vhd
```

```
115
          wait for period;
116
117
           -- 6 + 8 = 14
118
           B(0) <= '1'; -- 7
119
           B(1) <= '1';
B(2) <= '1';
120
121
122
123
           Ci <= '1';
124
125
           wait for period;
126
           --6 + 3 = 9
127
128
129
           B(0) <= '0'; -- 2
           B(1) <= '1';
130
           B(2) <= '0';
131
132
           Ci <= '1';
133
134
135
          wait for period;
136
137
           wait;
138
     end process;
139
140 END;
141
```

Mon Feb 22 12:49:13 2016 nBitCounter.vhd 1 ------2 -- Company: 3 -- Engineer: -- Create Date: 12:02:34 02/22/2016 5 6 -- Design Name: -- Module Name: nBitCounter - Behavioral 8 -- Project Name: 9 -- Target Devices: -- Tool versions: 10 11 -- Description: 12 13 -- Dependencies: 14 15 -- Revision: 16 -- Revision 0.01 - File Created -- Additional Comments: 17 18 19 library ieee ; 20 use ieee.std logic 1164.all; use ieee.std_logic_unsigned.all; 22 23 24 -- Uncomment the following library declaration if using 25 -- arithmetic functions with Signed or Unsigned values 26 --use IEEE.NUMERIC STD.ALL; 27 28 -- Uncomment the following library declaration if instantiating 29 -- any Xilinx primitives in this code. --library UNISIM; 30 --use UNISIM.VComponents.all; 31 32 33 entity nBitCounter is 34 35 generic(n: integer :=4); 36 port(clk: in std_logic; 37 clr: in std_logic; 38 q : out std logic vector(n-1 downto 0) 39); 40 end nBitCounter; 41 architecture Behavioral of nBitCounter is 42 43 signal count: std logic vector (n-1 downto 0); -- create signal for the output 44 45 46 begin 47 -- behaviour describes the counter 48 process(clk, clr) 49 begin if clr = '1' then 50 count <= (others => '0'); 51 elsif clk'event and clk = '1' then 53 count <= count + 1; 54 end if; end process; 55 56 -- concurrent assignment statement q <= count; Mon Feb 22 12:49:14 2016 nBitCounter.whd

58 end Behavioral; 59 nBitCounter TB.vhd

```
_____
    -- Company:
 3
    -- Engineer:
    -- Create Date: 12:34:37 02/22/2016
    -- Design Name:
    -- Module Name: C:/Users/vthangar/Documents/counter/nBitCounter/nBitCounter TB.vhd
    -- Project Name: nBitCounter
 G
    -- Target Device:
10
    -- Tool versions:
    -- Description:
11
12
    -- VHDL Test Bench Created by ISE for module: nBitCounter
13
14
    -- Dependencies:
15
16
17
    -- Revision:
    -- Revision 0.01 - File Created
18
19
    -- Additional Comments:
20
    -- Notes:
21
22
    -- This testbench has been automatically generated using types std logic and
23
    -- std_logic_vector for the ports of the unit under test. Xilinx recommends
24
    -- that these types always be used for the top-level I/O of a design in order
25
    -- to guarantee that the testbench will bind correctly to the post-implementation
26
    -- simulation model.
27
    LIBRARY icce:
28
29
    USE ieee.std logic 1164.ALL;
30
31
    -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33
    --USE ieee.numeric_std.ALL;
34
    ENTITY nBitCounter TB IS
35
36
    END nBitCounter_TB;
37
38 ARCHITECTURE behavior OF nBitCounter_TB IS
39
40
        -- Component Declaration for the Unit Under Test (UUT)
41
42
       COMPONENT nBitCounter
43
        PORT (
44
            clk : IN std logic;
            clr : IN std logic;
45
46
            q : OUT std logic vector (3 downto 0)
47
           );
       END COMPONENT;
48
49
50
51
       --Inputs
      signal clk : std logic := '0';
52
53
       signal clr : std logic := '0';
54
55
56
       signal q : std logic vector(3 downto 0);
57
```

```
58 -- Clock period definitions
      constant clk period : time := 10 ns;
59
60
61
62
      -- Instantiate the Unit Under Test (UUT)
63
64
      uut: nBitCounter PORT MAP (
65
             clk => clk,
             clr => clr,
66
67
             q => q
           );
68
69
70
       -- Clock process definitions
71
       clk process :process
72
      begin
         clk <= '0';
73
74
         wait for clk period/2;
         clk <= '1';
75
76
         wait for clk_period/2;
77
      end process;
78
79
      -- Stimulus process
80
81
       stim proc: process
82
       begin
83
         wait for clk_period*2;
         clr <= '1';
wait for clk_period*2;</pre>
84
85
        clr <= '0';
86
87
         wait;
88
89
      end process;
90
   END;
91
92
```