


the internal architecture of the datapath consists of:
· a double width register to hold product -> PR


· a register to hold the multiplicand ->BR

· double-width porallel adder


· single-width parallel adder for decrementing the multiplior unit



This is the expected ASM and state diagram for the multiplier. The components for our approach is as follows;



Multiplicand register, adder, and multiplier register are all 4 bits wide, with only the product register left a 8-bits. Multiplier is placed in the right half of the product register.



Iteration	Pep	Multiplicand	Product
6	Initial values	00 10	0000 001
1	a: 1 => product = product tmultiplicand 2' Shift right product	0010	0001 0001
2	1 a: 1=D product = product +multiplicand 2: Shift right product	0010	0001 1000
3	1: 0 => no operation 2: Shift right moduct	0010	0000 1100
4	1: 0=D no operation 2: shift right product	0010	0000 1100

check:

0011 $\frac{\times 0010}{00000110}$

Iteration	Step	Multiplicand	Product
6	Initial values	00 10	0000 001
1	la: 1=> product = product t multiplicand 2' Shift right product	0010	0001 0001
2	1 a: 1=D product = product +multiplicand 2: Shift right product	0010	0001 1000
3	1: 0 => no operation 2: Shift right product	0010	0000 1100
4	1: 0=D no operation 2: shift right product	0010	0000 0110

check: