PIPELINING

2

BASIC CONCEPTS


An instruction can be divided into multiple stages, like, (a) Fetch instruction from main memory cache

- (b) Decode Instruction and fetch operands
- (c) Execute operation specified in instruction
- (d) Wrik result back to Register/ Memory

each of the above stages can be executed independently. The basic definition of Pipeline is

"EXECUTION OF MACHINE INSTRUCTION
CONCURRENTLY!

Hardware organization for a 4- Stage pipeline




Here, F, D, E, and W are four distinct hardware units, which can perform their operations independently means without interfering with one another.

BL B2 and B3 are hulling with helds the interpolicies


BI, B2, and B3 are buffers, which holds the intermediak results generated by its predecessor unit, for example B1 holds the results generated by F unit, B2 holds the results generated by D unit and soon.


(23

Pipeline operates in CYCLES, means at the beginning of each cycle, each hardware unit receives the data from its preceding buffer, or in omer words in each cycle each buffer gives its out put to the next unit.




Cycle time is set according to the time taken by the Slowest hardware unit





In a pipeline system four instructions II, I2, I3, and I4 take 7 cycles to complete.




*	,	W4	E4	D4
		16	15	14

9t takes 16 cycles to complete.

So, the efficiency of a pipeline sysk is, roughly 7/1 = 0.4375, means a pipeline system is 44% more efficient than NON-PIPELINE system.

THE ROLE OF CACHE MEMORY

A cache memory is placed in between (PD and the main memory, generally, a cache memory can supply Instructions and data at the speed which is TEN TIMES fask, thon main memory. Usually, a cache is used to further reduce the overall execution time of a bipeline system



DATA HAZARDS

It is a problem in a Pipeline system which causes to stall the Ripeline for one or more than one cycles. Data Hazards arises when one of the operand is on more than one is are not available for the complete execution of an instruction for example

$$A \leftarrow 3 + A - \bigcirc$$
 $B \leftarrow 4 \times A - \bigcirc$

See especial ansistractions

Here, Iz instruction can not generate correct result until II is completed, so due to II, the execution of Iz gets delayed (stalling of pipeline).


where as, Is and In can run concurrently

$$A \leftarrow 5 \times C$$
 $- \boxed{3}$
 $B \leftarrow 20 + C$ $- \boxed{4}$

Another example of data dependency due to which Data hazards is taken place.

MUI R2, R3, R4 - ID {R4 \in R2 \text{**}R3}

Add R5, R4, R6 - ID {R6 \in R4 \in




(25)


In the diagram, I2 has to wait until I, writes its result in R4 register, the decoding stage of I2 is waiting for the completion of wining operation of II. In case of I3, the decoding stage is busy with I2, so I3 has to wait until for its decoding, until the decoding stage is freed by I2.

OPERAND FORWARDING

To deal with Data Hazards, operand forwarding can be used, In operand forwarding approach, the results are directly forwarded to the place where they are needed, without waiting to get them stored in destination registers.



For previous example, implement operand forwarding, by doing so, we can reduce delay by one cycle.




INSTRUCTION HAZARDS

Instruction Fetch unit is suppose to supply instructions to Decode unit but due to CACHE miss or due to BRANCH instruction, there may be some delay. Now, we are going to discuss the effect of BRANCH instructions on a pipeline system. Branch instruction may be of two types (a) unconditional (b) conditional

(a) Effects and solution for unconditional branch instructions


when an unconditional bromch instruction is encountered, it becomes essential to decide the next instruction, which is to be executed as

BRANCH TARGET. Normally, It is decided by the EXECUTION UNIT. It the branch target instruction decided by the execution unit is not the next instruction, then the instructions that have been entired into the pupeline have to be removed, in order to load branch target instruction, which causes stalling of pupeline delay).



INSTRUCTION QUEUE AND PREFETCHING

To avoid Pipeline Stalling due to branch instruction the concept of Instruction queue and Prefetching is implemented. Many processor implements a sophisticated fetch unit, which fetches instructions in advance, and put them into a QUEUE. A DISPATCH unit is used to fetch aninstruction from queue and sond it to execution unit. How, if fetch unit faces some delay, the dispatch unit continuously supplies instructions to execution unit from queue, and in other case, if execution unit faces some delay due to which dispatch unit has to stop the supply of instruction to execution unit, Fetch unit can continue the fetching of instructions from memory and storing them into queue, thus, the delay can be minimized.




Q: What is branch folding ? Hmt: Page 468 Hamacher

PREDICTION


DELATED BRANCHING is a technique in which one or more than one instructions are reordered to avoid the delay caused by a branch instruction. Sophisticated compilers are used to implement this technique. Let us discuss an example,


(a) Original program

LOOP Shift-left R1 -0Decrement R2 -0Branch = 0 Loop -3NEXT Add R1, R3 -4



(b) Reordered Program





Here, branch instruction is executed one step later, that is why this technique is also known as "DELAYED BRANCH" technique.

BRANCH PREDICTION


To reduce the branch panelty associated with conditional branches, some prediction is used to guess whether a branch is would be taken or Not. Two types of branch prediction approaches (a) static branch prediction.

(b) Dynamic branch prediction.

In static brench prediction, a shopisticated compiles is used to predict whether the branch would be taken on not.

Another approach is Dynamic branch prediction, in which decision is made on the basis of execution history.

A dynamic branch prediction algorithm



Here

ST : strongly likely to be taken

LT: Likely to be taken

LNT: Likely not to be taken

SNT: Strongly likely not to be taken

In case of Loop execution, let us assume that Processor set initial state to LNT, when Loop runs for first time, branch will be taken and state is changed to ST, if Loop executed for n time, each time branch is taken and state remains ST, at the end, when loop terminales branch will not be taken, and state sets to LT and so on, In short, it a branch is taken more than once, the stake becomes ST, and same with SNT, if branch is not taken more than once, the stake becomes ST,


INFLUENCE OF INSTRUCTION SETS

To discuss the effect of an instruction set on a pipeline, two factors are considered

- (A) ADDRESSING MODE
- B CONDITION CODE FLAGS

(A) ADDRESSING MODE

Addressing modes specify the way method to calculate effective address of an operand, of an addressing mode requires more than one memory accesses to all calculate effective address of an execution makes pipeline execution slow. Di



here, MA, - first memory access

MA2 - Second memory access

MA3 - Third memory access

To avoid such delays in pipeline, The addressing modes used in modern computers have following features

(a) Access to an operand does not require more thank one memory access.

- (b) only load and Store instructions access memory locations
- (c) The addressing modes used do not have side effects.

(B) CONDITION CODES

condition codes/ Status registers are used to convey the information about the result of the previous instruction to hext instruction. Such as it result of a subtraction instruction is zero, the ZERO FLAG is set, which can be read by next instruction, usually, condition codes are used by branch instruction to take deciptor about bromen to be taken, or branch is not to be taken.


The instructions, which uses condition codes, are usually written in pair one after another, when reordering of instruction is done to reduce the delay in pipeline, the pair of instructions, which uses condition codes should be taken into consideration, otherwise, the logical meaning of program would be lost, for example

Add RI, R2 reorder Compare R3, R4
Compare R3, R4 Add RI, R2
Branch=0 ...
Branch=0 ...

Note: - Interchanging of Add and Compare instruction is done, only when add instruction does not affect condition codes, otherwise, Branch = 0 results in incorrect.

RATIONS

DATAPATH



AND

In this type of organization, the following points should be noted


(1) Separate instruction and data caches are used, that is why, IMAR (Instruction memory Address Register) and DMAR (Data momory Address Register) are there.

- (b) PC and IMAR directly connected, and ALU is free to execute its stuff.
- In DMAR, the address of data ear be directly obtained from Register file or from ALU.
- d) Data can be toonsferred through MDR without disturbing ALU.
- (e) IR (Instruction register) has been seplaced with instruction queue.

The following operations can be performed independently


- (i) Reading on instruction from instruction cache.
- (ii) Incrementing the PC
- (iii) Decoding the instruction
- (iv) Reading/writing in data cache
- (v) Reading two contents from register file
- (vi) writing into one register into register file
- (vii) Performing on ALU operation.

To improve throughput of a pipeline, in modern computer, multiple copies of a stage is used, for example, two execution units can be implemented so that two instructions can execute simultaneously.



Due the to out of order execution, means in example II is the first instruction in Program but I2 has been executed first, so, due to this out of order execution some problems may occur, it instructions are dependent on each other, what, it the result of I, is needed in I2?

Fo overcome this problem, the result writing of I2 must be delayed as



when out of order execution is allowed, a special CONTROL UNIT is needed to guaranteed in-order commitment. This is called commitment unit. In addition to it, when dispatching decision are made, the dispatch unit must ensure that all the resources needed for the execution of an instruction are available.