Course code	,	Cor	mputer Architecture	And Organization		L '	ΓР	J	C
CSE2001							0		
Pre-requisite	e	-				Sylla	bus	vei	rsion
_						•		v. 3	xx.xx
Course Obje	ectives:								
The objectiv									
			r architecture and orga						
-			-	erations in the computer.					
				nent upon which all proce				t.	
 To provi 	ide knowle	dge about internals	of memory system, in	terfacing techniques and	subsystem	devi	es.		
Expected Co									
			d, and CISC and RISC	C architectures. Analyze t	he perfori	nance	of n	nacl	hines
with differen			1 1 1	1	•.•				
				date efficient algorithm fo					
				n n-address machine. An					mory
	orogram ex	ecution. Design an e	etticient data nath for	an instruction format for a	a given ar	cnitec			
traffic for a program execution. Design an efficient data path for an instruction format for a given architecture. CO 4: Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze and									1
		ortance of hierarchi	ical memory organiza	tion. Able to construct lan	rger mem	ories.	Anal	lyze	
suggest effic	ient cache	ortance of hierarchi mapping technique	ical memory organiza e and replacement alg		rger mem	ories.	Anal	lyze	
suggest efficient	ient cache de for error	ortance of hierarchi mapping technique detection and corre	ical memory organizate and replacement algorithms.	cion. Able to construct last orithms for given design	rger memo requirem	ories. ents.	Anal Dem	lyze ions	strate
suggest efficient hamming cool CO 5: Under	ient cache de for error erstand the	ortance of hierarchi mapping technique detection and corre need for an interfa	ical memory organiza e and replacement alg ection. ace. Compare and cor	tion. Able to construct lar orithms for given design strast memory mapping a	rger memore requirement	ories. ents. apping	Anal Dem	lyze ions hnic	strate ques.
suggest efficients hamming cool CO 5: Under Describe and	ient cache de for error erstand the different	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode	ical memory organiza e and replacement alg ection. ace. Compare and cor	cion. Able to construct last orithms for given design	rger memore requirement	ories. ents. apping	Anal Dem	lyze ions hnic	strate ques.
suggest efficient hamming cook CO 5: Unde Describe and performance	ient cache de for error erstand the different and arbitra	ortance of hierarchi mapping technique detection and corre need for an interfa- iate different mode tion.	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. A	tion. Able to construct later or given design attrast memory mapping appraise the synchronous	rger memor requirement and IO may and asyn	ories. ents. apping achroi	Anal Dem tecl	lyze ions hnic bu	strate ques. s for
suggest efficients hamming cook CO 5: Under Describe and performance CO 6: Under CO 6: Und	ient cache de for error erstand the d Different and arbitra erstand the	ortance of hierarchi mapping technique detection and corre need for an interfa- iate different mode tion.	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage systems.	rger memor requirement and IO may and asynthesis.	ories. ents. apping achroi	Anal Dem tecl	lyze ions hnic bu	strate ques. s for
suggest effic hamming coo CO 5: Unde Describe and performance CO 6: Unde appropriate u	de for error erstand the d Different and arbitra erstand the use of RAII	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and read D levels. Assess the	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms aperformance of IO and	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage system d external storage system	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyze nons hnic bus	strate ques. s for
suggest effic hamming cod CO 5: Unde Describe and performance CO 6: Unde appropriate u CO 7: classif	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and read D levels. Assess the	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms aperformance of IO and	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage systems.	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyze nons hnic bus	strate ques. s for
suggest effic hamming coo CO 5: Unde Describe and performance CO 6: Unde appropriate u	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and read D levels. Assess the	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms aperformance of IO and	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage system d external storage system	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyze nons hnic bus	strate ques. s for
suggest efficient hamming cook CO 5: Under Describe and performance CO 6: Under appropriate u CO 7: classif hazards and s	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions.	ortance of hierarchi mapping technique detection and corre- need for an interfa- iate different mode tion. structure and read D levels. Assess the machine models. Ill	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms aperformance of IO and	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage system d external storage system	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyze nons hnic bus	strate ques. s for
suggest efficient hamming cook CO 5: Under Describe and performance CO 6: Under appropriate u CO 7: classif hazards and s	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions.	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and read D levels. Assess the	ical memory organizate and replacement algertion. ace. Compare and correst of data transfer. And write mechanisms performance of IO and and according to the correct of th	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage system d external storage system	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyze nons hnic bus	strate ques. s for
suggest efficient hamming cook CO 5: Under Describe and performance CO 6: Under appropriate u CO 7: classif hazards and s	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. rning Out	ortance of hierarchi mapping technique detection and corre- need for an interfa- iate different mode tion. structure and read D levels. Assess the machine models. Ill	ical memory organiza e and replacement algection. ace. Compare and cores of data transfer. A d write mechanisms performance of IO an lustrate typical 6-stage	cion. Able to construct last orithms for given design strast memory mapping a appraise the synchronous for different storage system d external storage system	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyzenons hnic bus sug	ques. s for ggest
suggest effic hamming cook CO 5: Unde Describe and performance CO 6: Unde appropriate u CO 7: classif hazards and s	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. rning Out	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and read D levels. Assess the machine models. Ill	ical memory organiza e and replacement algection. ace. Compare and cores of data transfer. A d write mechanisms performance of IO an lustrate typical 6-stage	tion. Able to construct later or given design of the synchronous appraise the synchronous of different storage system pipeline for overlapped of the synchronous of t	requirement of the requirement o	ories. ents. apping achroi	Anal Dem techous	lyzenons hnic bus sug	strate ques. s for
suggest effic hamming coo CO 5: Unde Describe and performance CO 6: Unde appropriate u CO 7: classif hazards and s Student Lea Module:1	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. rning Out INTRO COMP	ortance of hierarchi mapping technique detection and corre need for an interfaiate different mode tion. structure and reach D levels. Assess the machine models. Illecomes (SLO): DUCTION AND OUTER ARCHITE	ical memory organiza e and replacement algection. ace. Compare and cores of data transfer. A d write mechanisms performance of IO an lustrate typical 6-stage 1,2,5 OVERVIEW OF CTURE	tion. Able to construct later or given design of the synchronous appraise the synchronous of different storage system pipeline for overlapped of the synchronous of t	requirement requirement and IO may and asymptems. Illust.	ories. ents. apping achron strate Analy	Anal Dem techniques and and	hnic bus sug he	strate ques. s for ggest
suggest effichamming cook CO 5: Under Describe and performance CO 6: Under appropriate under CO 7: classifichazards and second Student Lear Module:1	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. rning Out INTRO COMP	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and reac D levels. Assess the machine models. Ill comes (SLO): DUCTION AND C UTER ARCHITEC er systems – Overvi	ical memory organiza e and replacement alg ection. ace. Compare and cor es of data transfer. A d write mechanisms performance of IO an lustrate typical 6-stage 1,2,5 OVERVIEW OF CTURE ew of Organization ar	ion. Able to construct lar orithms for given design strast memory mapping a appraise the synchronous for different storage system dexternal storage system pipeline for overlapped of a hours	requirement and IO may and asymptoms. Illust.	ories. ents. apping achror strate Analy	Anal Dem	llyze nons hnic bus sug he	ques. s for ggest
suggest efficients hamming cook CO 5: Under Describe and performance CO 6: Under appropriate under CO 7: classification hazards and second computer – Research Learn CO 1: Computer – Research	ient cache de for error erstand the d Different and arbitra erstand the ase of RAII fy parallel solutions. rning Out INTRO COMP to compute Registers ar	ortance of hierarchicomapping technique detection and correspondence of an interfaciate different mode tion. structure and react D levels. Assess the machine models. Illectomes (SLO): DUCTION AND CUTER ARCHITECT Systems – Overview of register files – In	e and replacement algertion. ace. Compare and corres of data transfer. And write mechanisms performance of IO and lustrate typical 6-stage 1,2,5 OVERVIEW OF CTURE ew of Organization arterconnection of compare and replacement algebra.	tion. Able to construct later or given design of the synchronous appraise the synchronous of different storage system pipeline for overlapped of the synchronous of t	requirement and IO may and asymptoms. Illust.	ories. ents. apping achror strate Analy	Anal Dem	llyze nons hnic bus sug he	ques. s for ggest
suggest efficients hamming cook CO 5: Under Describe and performance CO 6: Under appropriate under CO 7: classification hazards and second computer – Research Learn CO 1: Computer – Research	ient cache de for error erstand the d Different and arbitra erstand the ase of RAII fy parallel solutions. rning Out INTRO COMP to compute Registers ar	ortance of hierarchi mapping technique detection and corre need for an interfa iate different mode tion. structure and reac D levels. Assess the machine models. Ill comes (SLO): DUCTION AND C UTER ARCHITEC er systems – Overvi	e and replacement algertion. ace. Compare and corres of data transfer. And write mechanisms performance of IO and lustrate typical 6-stage 1,2,5 OVERVIEW OF CTURE ew of Organization arterconnection of compare and replacement algebra.	ion. Able to construct lar orithms for given design strast memory mapping a appraise the synchronous for different storage system dexternal storage system pipeline for overlapped of a hours	requirement and IO may and asymptoms. Illust.	ories. ents. apping achror strate Analy	Anal Dem	llyze nons hnic bus sug he	ques. s for ggest
suggest effichamming cook CO 5: Under Describe and performance CO 6: Under appropriate uncontract of the cook Student Lea Module:1 Introduction computer – Reand Harvard	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. INTRO COMP to compute Registers ar architectur	ortance of hierarchicontance of hierarchicontance of hierarchicontance detection and correspondent of the property of the prop	ical memory organizate and replacement algorithms. Acce. Compare and correst of data transfer. And write mechanisms performance of IO and lustrate typical 6-stage. 1,2,5 OVERVIEW OF CTURE ew of Organization are terconnection of compare and reprocessor.	ion. Able to construct larger orithms for given design at trast memory mapping a appraise the synchronous for different storage system pipeline for overlapped of a hours 3 hours 3	requirement and IO may and asymptoms. Illust.	ories. ents. apping achror strate Analy	Anal Dem technology technology and of a nn n	sug he SL	ques. s for ggest O: 2
suggest effichamming cook CO 5: Under Describe and performance CO 6: Under appropriate uncomposite unc	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. INTRO COMP to compute Registers ar architectur	ortance of hierarchicontance of hierarchicontance of hierarchicontance detection and correspondent of the correspo	ical memory organizate and replacement algertion. ace. Compare and corress of data transfer. And write mechanisms performance of IO and lustrate typical 6-stage of the stage	ion. Able to construct large orithms for given design at trast memory mapping a appraise the synchronous for different storage system pipeline for overlapped of a hours 3 hours 3 hours	requirement requirement and IO may and asyntheses. Illustrates and Composition of the von N	ories. ents. apping achroi strate Analy	Anal Dem technous and of a nn n	sug hhe	ques. s for ggest O: 2 hine
suggest effichamming cook CO 5: Under Describe and performance CO 6: Under appropriate under CO 7: classifichazerds and second Student Lead Module:1 Introduction computer – Read Harvard Module:2 Fixed point	ient cache de for error erstand the d Different and arbitra erstand the use of RAII fy parallel solutions. INTRO COMP to compute Registers ar architectur Data Re t represent	ortance of hierarchic mapping technique detection and correspondenced for an interfaciate different model tion. structure and react D levels. Assess the machine models. Illustrate in the machine models of the correspondence of the presentation and the correspondence of the correspondence of the presentation and the correspondence of the correspondence o	ical memory organizate and replacement algertion. ace. Compare and corress of data transfer. And write mechanisms performance of IO and lustrate typical 6-stage. 1,2,5 OVERVIEW OF CTURE ew of Organization aratterconnection of comparements of comparements. Computer Arithmet algorithms for arithmet and replacements are supported by the comparements of the comparements of the comparements.	ion. Able to construct larger orithms for given design at trast memory mapping a appraise the synchronous for different storage system pipeline for overlapped of a hours 3 hours 3	requirement requirement requirement and IO may and asymptems. Illustration.	onents onents onents onents onents onents onents	Anal Dem steel teel and steel teel and steel teel and steel teel and steel teel teel teel teel teel teel tee	sug hhe	ques. s for ggest O: 2 hine

Introduction to ISA (Instruction Set Architecture)-Instruction formats- Instruction types and addressing modes-Instruction execution (Phases of instruction cycle)- Assembly language programming-Subroutine call and return mechanisms-Single cycle Data path design-Introduction to multi cycle data path-Multi cycle Instruction execution.

SLO: 1,2

SLO: 1,2,5

11 hours

9 hours

Module:3

Module:4

Fundamentals of Computer Architecture

Memory System Organization & Architecture

Memory systems hierarchy-Main memory organization-Types of Main memory-memory interleaving and its characteristics and performance- Cache memories: address mapping-line size-replacement and policies- coherence-Virtual memory systems- TLB- Reliability of memory systems- error detecting and error correcting systems.

Module:5 Interfacing and Communication 7 hours

SLO: 2,5

I/O fundamentals: handshaking, buffering-I/O techniques: programmed, I/O, interrupt-drive I/O, DMA – Interrupt structures: vectored and prioritized-interrupt overhead – Buses: Synchronous and asynchronous – Arbitration.

Module:6 Device Subsystems 4 hours SLO: 2,5

External storage systems-organization and structure of disk drives:

Electronic- magnetic and optical technologies- RAID Levels- I/O

Performance

Module:7 Performance Enhancements 4 hours SLO: 2,5

Classification of models – Flynn's taxonomy of parallel machine models (SISD, SIMD, MISD, MIMD) – Introduction to Pipelining – Pipelined data path – Introduction to hazards.

Module:8 Recent Trends 1 SLO: x,x

Multiprocessor architecture: Overview of Shared Memory Architecture Distributed Architecture

Total Lecture hours: 45 hours

Text Book(s)

- 1. David A. Patterson and . John L. Hennessy "Computer Organization and Design-The Hardware/Software Interface" 5th edition, Morgan Kaufmann, 2011.
- 2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer organization, Mc Graw Hill, Fifth edition, Reprint 2011.

Reference Books

W. Stallings, Computer organization and architecture, Prentice-Hall, 8th edition, 2009
 Authors, book title, year of publication, edition number, press, place

Mode of Evaluation:

Mode of evaluation:

Recommended by Board of Studies	DD-MM-YYYY		
Approved by Academic Council	No. xx	Date	DD-MM-YYYY

CO-PO MAPPING:

	PO 1	PO 2	PO 3	PO 9	PO							
	SLO 1	SLO 2	SLO 5		10	11	12	13	15	16	18	20
CO1		*										
CO2	*	*										
CO3	*	*										

CO4	*	*	*					
CO5		*	*					
CO6		*	*					
CO7		*	*					

Knowledge areas that contain topics and learning outcomes covered in the course

Knowledge Area	Total Hours of Coverage
CS: AR(Architecture) / CE: CAO(Computer Architecture and Organization)	45

Body of Knowledge coverage

KA	Knowledge Unit	Topics Covered	Hours
CS: AR CE:CAO	AR/Digital Logic and Digital Systems AR/Assembly Level Machine Organization	 Indicate some reasons for studying computer architecture and organization Indicate some important topic areas such as system organization and architecture, memory, interfacing, microprocessors, and performance Contrast the meanings of between computer organization and computer architecture Indicate the importance of doing binary arithmetic with computers Mention memory as a crucial component to the design of a computer Illustrate the importance of interfacing with computer components and peripherals Mention a typical CPU and sketch its organization Indicate why performance leads to alternate architectures Mention some of the strategies used in architecture such as CISC and RISC approaches. 	3

		 Functional units of a computer Registers and register files Organization of the von Neumann machine Harvard architecture Differences between von Neumann & Harvard architecture Measuring performance 	
CS: AR CE:CAO	AR/Machine Level Representation of Data	 Bits, bytes, and words Representation of integers (positive and negative numbers) Representation of non-numeric data (character codes) Algorithms for common arithmetic operations (multiplication, division) Representation of real numbers (IEEE standards for floating-point representation) Significance of range, precision, and accuracy in computer arithmetic for carrying out common floating-point operations Algorithms floating-point operations 	6
CS: AR CE:CAO	AR/Assembly Level Machine Organization AR/Functional Organization(Elective)	 Instruction formats Instruction types and addressing modes Assembly/machine language programming Subroutine call and return mechanisms Programming in assembly language Single cycle Data path design Introduction to multi cycle data path Multi cycle Instruction execution.(Five step Instruction execution) 	11
CS: AR CE:CAO	AR/Memory System Organization and Architecture	 Storage systems and their technology Memory technologies systems such as DRAM, EPROM, and FLASH Memory hierarchy: importance of temporal and spatial locality Main memory organization and operations 	9

		Total hours	45
CS: AR CE:CAO	AR/Multiprocessing and Alternative Architectures	Multiprocessor architecture – Overview of Shared Memory architecture, Distributed architecture	1
CS: AR CE:CAO	AR/Assembly Level Machine Organization AR/Functional Organization(Elective)	 Classification of models: parallel machine models (SISD, SIMD, MISD, MIMD) Flynn's taxonomy Introduction to Pipelining Pipelined data path Introduction to hazards 	4
CS: AR CE:CAO	AR/Interfacing and Communication	 External storage systems; organization and structure of disk drives and optical memory (three tier and pyramid structure) Basic I/O controllers such as a keyboard and a mouse RAID levels I/O Performance 	4
CS: AR CE:CAO	AR/Interfacing and Communication	 I/O fundamentals: handshaking, buffering, I/O techniques: programmed I/O, interrupt-driven I/O, DMA Interrupt structures: vectored and prioritized, interrupt overhead Buses: Synchronous and asynchronous, bus arbitration 	7
		 Memory interleaving Cache memories (address mapping, block size, replacement and store policy) cache consistency Virtual memory (page table, TLB) Error detection and error correction: Hamming Error detection and error correction 	

This course is a

- Program core Course.
- Suitable from 3rd semester onwards.
- Knowledge of Fundamental Digital logic is preferred.

What is covered in the course?

This course is designed to cover basic principles of computer organization, operation and performance. The first two modules give an overview of the computer hardware and computer arithmetic. Numeric and non-numeric data representation, algorithms for various arithmetic operations are covered in the second module.

Fundamentals of computer architecture like various instruction types, formats, addressing modes, subroutine call and return implementations, single cycle data path, introduction to multi-cycle data path are covered in the module 3. Introduction and sufficient coverage of assembly level language programming s also dealt in this module.

Various memory technologies, organization are covered in the 4th module. Memory hierarchy, Caches, multi-module memory systems, memory interleaving, and performance metrics are also covered in this module.

The basics of I/O organization, data transfer, and synchronization are coved in the fifth module. This module also covers different interfacing techniques, interrupts, and bus arbitration techniques.

The next module discusses about the Device Subsystems, External Storage Devices including Hard Disks, RAID, etc.

The last module is intended for covering the enhancements for improving the performance. Pipelining, Advances in computer architecture like multi-processor architectures are also dealt in the last module

What is the format of the course?

This Course is designed with 150 minutes of in-classroom sessions per week. Generally this course should have the combination of lectures, in-class discussion, case studies, guest-lectures, mandatory off-class reading material.

How are students assessed?

- Students are assessed based on group activities, classroom discussion, assignments (design problems, performance analysis and evaluation), continuous assessment test, and final assessment test.
- Students can earn additional weightage based on certificate of completion of a related MOOC course.

Other comments

Designing of single cycle data path, need for multi cycle data path, insights into pipelining are added to increase the understanding level of the subject. This also equips the students with better insights.

Session wise plan

Sl.No	Class Hour	Lab Hour	Topic Covered	levels of mastery	Reference Book	Remarks
1	1		Introduction to computer systems, Overview of Organization and Architecture	Familiarity	2	
2	1		Functional components of a computer, Registers and register files, Interconnection of components;	Familiarity	2	
			Organization of the von Neumann machine, Harvard architecture			
3	1		Performance	assessment	1	
4	1		Data Representation, Fixed point and	Usage	1,2	

		Floating point representation of numbers		
5	1	algorithms for multiplication,	Usage	1,2
6	1	algorithms for Division	Usage	1,2
7	1	Algorithms for floating point addition	Usage	1,2
8	1	algorithms for Floating point multiplication and division	Usage	1,2
9	1	Representation of non-numeric data,	Familiarity	2
10	1	ISA, Instruction formats.	Familiarity	1,2
11	2	Instruction types and addressing modes	Familiarity	1,2,3
12	1	Assembly language programming	Familiarity	1
13	1	Subroutine call and return mechanisms	Familiarity	2
14	3	Single cycle Data path design;	Usage	1
15	2	Introduction to multi cycle data path; Multi cycle Instruction execution.	Familiarity	1
16	1	Memory systems hierarchy Main memory	Familiarity	2,3

		organization,		
17	1	Types of Main memories, characteristics and performance and interleaving	Familiarity	1,2,3
18	1	Cache memories (Introduction, line size, write policies);	assessment	1,2,3
19	1	Cache mapping techniques	Usage	1,2,3
20	1	Replacement policies	Familiarity	1,2,3
21	2	Virtual Memory	Familiarity	1,2,3
22	2	error detection and error correcting systems	Usage	3
23	1	I/O fundamentals: handshaking, buffering	Familiarity	2
24	1	I/O techniques: programmed I/O	Familiarity	2
25	1	Interrupt-driven I/O	Familiarity	2
26	1	DMA	Familiarity	2
27	1	Interrupt structures: vectored and prioritized.	Familiarity	2

28	1	Interrupts	Familiarity	2
29	1	Buses: Synchronous and asynchronous, Local and geographic arbitration	Familiarity	2
30	1	External storage systems organization and structure of disk drives	Familiarity	1,2
31	1	organization and structure of Optical Disk Electronic, magnetic tapes	Familiarity	1,2
32	1	RAID architectures;	Familiarity	2,3
33	1	I/O Performance,	Usage	1,2
34	2	Introduction to Pipelining, Pipelining data path	Familiarity	1,2
35	1	Multiprocessor architecture, Shared Memory architecture,	Familiarity	3
36	1	Distributed architecture	Familiarity	3
37	1	Parallel Machine Models.	Familiarity	3