

$Continuous\ Assessment\ Test\ I-September\ 2023$

Programme	B.Tech.(ECE/ECM)	Semester	: FALL 2023-24
		Code	: BECE102L
Course	DIGITAL SYSTEM DESIGN	Class Nbr	: CH2023240100538, CH2023240100368, CH2023240100369, CH2023240100535 CH2023240100365
Faculty	Dr Gargi Raina, Dr K Chitra, Dr B Lakshmi, Dr Prathiba, Dr Jenifer	A Slot	: B1+TB1
Time	90 Minutes	Max. Marks	: 50

Answer ALL the questions

Q. No.	Sub. Sec.	Question Description	
V	a)	Simplify the Boolean expression $\overline{A\overline{B} + ABC} + A(B + A\overline{B})$	
	Jb)	Using K-map, simplify the following Boolean function and obtain i) minimal SOP and (ii) minimal POS expressions:	
2		$F = \sum_{m}(0, 2, 3, 6, 7) + \sum_{d}(8, 10, 11, 15)$ The output of a circuit is 1 if a majority (more than half) of its inputs are equal to 1, and the output is 0 otherwise. Construct a truth table for a three-input majority circuit and design the circuit with NOR gates only	
	b)	Construct the following logic expression using CMOS logic. $F = \overline{(A + B + C).D}$	
3		Specify the number of registers and the number of bits per register in the following statement: reg [0:7] name [0:4];	

