


## Shift Registers







7 Shift register N-bit SISO S. A need 2N-1 clock pulse need 2(4) -1 = 7/clock pulse. 4 - bit semial input in Table ! form ۹ No. of positive Serial థ్త్ Q<sub>3</sub> Input eage of clock o (Initial) 0 3 0 D D(LSB) 0 D 0 ١ 1 0 2 0 0 Ő 3 1 (MSB) 0 (LSB) 4 0 : [ 5 0 6 ι 0 (MSB) 101 lolo out put also S1P0: applied **ว**'ร serial Initial 1 'nΛ form Do 00 CLK



N - dock pulse. R N - bit SIPD S.R need need 4-clock pulse. 4 - bit SIPO S-R Table: No. of Positive Serial edge of clock Input o (Initial) 2-0 0 G (LSB) O 0 0 0 0 2 0 0 6 0 4 0 (MSB) output in parallel & input in serial 7 -> Parellel S. R. inputs XLY Q2 a,





Mable: ۵, No. of Positive edge of clack (MSB) O (Initially) (Ms.) serial output

N-Bit PISO S.R need N-1 clock pulse. 4-Bit PISO S.R need 3 clock pulse.