Reg. No.:

Name :




## Continuous Assessment Test I - March 2023

	Continue	Semester	1:	WS 2022-23
Programme	: B.Tech	Code	1:	BECE102L
Course	Digital System Design	Class Nbr	1:	CH2022232300126
		Slot	1:	D1+TD1
Faculty	: Dr Gargi Raina	Max. Marks		50
Time	: 90 Minutes	112000 11700100	1	

## Answer ALL the questions

Q.No.	Sub- divisio	Question Text		
1.		A logic 'voter' circuit has 4 inputs $a$ , $b$ , $c$ , $d$ and one output $v$ . The output is to be logic 1 if any 3 or all 4 inputs are at logic 1. Draw a truth table map for each input and hence write down the simplified Boolean equations using K-Map method of reduction. Design a circuit using NOR gates to satisfy this requirement.		
₹		Draw a CMOS logic circuit for the given expression.  (Assume both true and complementary inputs are available) $F = (A + \overline{CD})(\overline{A} + B).$	[5]	
		Write the Boolean expression for output $x$ in Figure 1. Determine the value of $x$ for all possible input conditions in a truth table.  A  Figure 1  Figure 1	[5]	
-		Simplify the given function $F1=\sum (1, 5, 6, 7, 11, 12, 13, 15)$ For the original and the simplified expression, write the Verilog HDL code using detailing modelling.		
-	Ţ,	Write a gate level Verilog code for the schematic shown in Figure 2 and write a test bench for the same.	[10]	



9.

Figure 2

Design a 4:2 priority encoder. Also discuss the differences between encoder and priority encoder?

Total Marks

[10]

[50]

10+1,1,' ⇔⇔ 10+1,2'