


Shift Registers

SISO:


Example: If 1010 is applied.

Initial




$2^N - 1$


After CLK 1




After CLK 2




After CLK 3




After CLK 4 :




After CLK 5 :



After CLK 6 :



After CLK 7 :



N -bit SISO $\xrightarrow{\text{shift register}}$ S.R need $2N-1$ clock pulse
 4 -bit need $2(4)-1 = 7$ clock pulse.

Table:

No. of positive edge of clock
0 (Initial)

Serial Input

input in serial form

		Q_0	Q_1	Q_2	Q_3
0 (Initial)	-	0	0	0	0
1	D (LSB)	0	0	0	0
2	1	1	0	0	0
3	0	0	1	0	0
4	1 (MSB)	1	0	1	0 (LSB)
5	-	-	1	0	1
6	-	-	-	1	0
7	-	-	-	-	1 (MSB)


1010

1010

SIPO:

- is applied


Initial:




output also in serial form.

1010


After CLK 1:




After CLK 2:



After CLK 3:



After CLK 4:



$\#$ N - bit SIPO S.R need N - clock pulse.

4 - bit SIPO S.R need 4 - clock pulse.

Table:

No. of Positive edge of clock	Serial Input	Q_0	Q_1	Q_2	Q_3
0 (Initial)	0 -	0	0	0	0
1	(LSB) 0	0	0	0	0
2	1	1	0	0	0
3	0	0	1	0	1
4	1 (MSB)	1	0	1	0

↓ input in serial
 ↓ output in parallel






Table:

No. of positive
edge of clock
0 (Initial)



PIPO:



1. Load Mode - 0
2. Shift Mode.

Table:

No. of Positive
edge of clock
0 (Initially)

- 1 ✓
- 2 ✓
- 3

Parallel Input

	Q_0	Q_1	Q_2	Q_3
(MSB)	1	0	1	(LSB)
-	-	1	0	1 ✓
-	-	-	1 ✓	0 ✓
-	-	-	-	1 (MSB) ✓

serial output

N- Bit PISO S-R need N-1 clock pulse.
4- Bit PISO S-R need 3 clock pulse.