Module 3


Dr.N.Subhashini
Associate Professor, SENSE
VIT University

Combinational Circuits

Outputs at any time is a function of only present inputs



Half Adder



Inj	out	Output			
A	В	Sum	Carry		
0	0	0	0		
0	1	1	0		
1	0	1	0		
1	1	0	1		

assign sum=a^b;
assign carry=a&b;

```
module ha beh(sum,carry, a,b);
input a,b;
output reg sum, carry;
always@(a or b)
begin
sum = a ^ b;
carry = a&b;
end
endmodule
```

```
module ha beh1(sum,carry,a,b);
input a,b;
output reg sum, carry;
always@(a or b)
case ({a, b})
  2'b00: begin sum = 0; carry = 0; end
  2'b01: begin sum = 1; carry = 0; end
  2'b10: begin sum = 1; carry = 0; end
  2'b11: begin sum = 0; carry = 1; end
```

endcase endmodule

```
module ha_beh2( A, B, S, C);
input wire A, B;
output reg S, C;
always @(A or B)
begin
if(A==0 && B==0)
begin
                                        else if(A==1 \&\& B==1)
 S=0;
                                        begin
 C=0;
                                        S=0;
 end
                                        C=1;
 else if(A==0 && B==1)
                                        end
 begin
 S=1;
                                       end
 C=0;
                                       endmodule
 end
 else if(A==1 && B==0)
 begin
 S=1;
 C=0;
 end
```


```
Test Bench- Half adder
module ha tb;
reg a,b;
wire s,c;
halfadder_gate dut(.sum(s),.carry(c),.a(a),.b(b));
initial begin
$monitor(s,c,a,b);
a=1'b0;
b=1'b0;
                      $monitor- We use this function to monitor the
#100;
                      value of signals in our testbench and display a
a=1'b0;
                      message whenever one of these signals
b=1'b1;
                      changes state.
#100;
a=1'b1;
b=1'b0;
#100;
a=1'b1;
b=1'b1;
#100;
end
endmodule
```

Full adder


Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

assign sum=a^b^c;
assign carry=a&b|b&c|c&a;

For S:



For C_{in} :







FIGURE 4.7
Implementation of full adder in sum-of-products form







FIGURE 4.8 Implementation of full adder with two half adders and an OR gate

$$D=\overline{A}.B+A.\overline{B}$$


$$B_o = \overline{A}.B$$




Α	В	D	Bo
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Half Subtractor


assign diff=a^b; assign borrow=(~a)&b;



For D: For b:



K Maps




assign diff=a^b^c; assign borrow=(~a)&b|(~a)&c|b&c;


Fig. 3.23 Implementation of full-subtractor

	INPUT	100	OUT	PUT
Α	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1
				-

For D:




For \mathbf{B}_{in} :



$$B_{out} = \overline{A} B + (\overline{A} + B) B_{in}$$


- decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2ⁿ unique output lines.
- The decoders presented here are called *n* -to*m* -line decoders, where *m*≤ 2ⁿ. Their
- BCD-to-seven-segment decoder.



IGURE 4.18

Table 4.6 *Truth Table of a Three-to-Eight-Line Decoder*

	Inputs					Out	puts			
X	y	Z	D_0	D_1	D ₂	D_3	D_4	D_5	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



E	A	\boldsymbol{B}	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	1

(b) Truth table

A decoder with enable input can function as a *demultiplexer*

 a circuit that receives information from a single line and directs it to one of 2ⁿ possible output lines.

function as a one-to-four-line demultiplexer
 when E is taken as a data input line and A and
 B are taken as the selection inputs.




FIGURE 4.20

 4×16 decoder constructed with two 3×8 decoders

Combinational Logic Implementation

- S(x, y, z) = (1, 2, 4, 7)
- C(x, y, z) = (3, 5, 6, 7)




FIGURE 4.21 Implementation of a full adder with a decoder


Application


- BCD to 7 segment decoder
- Address Decoder in Computer memory
- Instruction decoder in Control Unit


BCD to 7-segment decoder


g

d









Encoders

Table 4.7 *Truth Table of an Octal-to-Binary Encoder*

	Inputs							C	utput	is
Do	D_1	D ₂	D_3	D_4	D ₅	D ₆	D ₇	x	y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$z = D_1 + D_3 + D_5 + D_7$$

 $y = D_2 + D_3 + D_6 + D_7$
 $x = D_4 + D_5 + D_6 + D_7$

- if D3 and D6 are 1- What happens?
- What happens when all ips are zeroes?

Driarity Engadar

Table 4.8 *Truth Table of a Priority Encoder*

	Inp	uts		O	utput	S
D ₀	D_1	D ₂	D_3	X	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1





FIGURE 4.22

Maps for a priority encoder



$$x = D_2 + D_3$$

 $y = D_3 + D_1 D_2'$
 $V = D_0 + D_1 + D_2 + D_3$






FIGURE 4.23
Four-input priority encoder

Multiplexers


• 2*n* input lines and *n* selection lines







A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line



S	S_0	Y
0	0	I_0
0	1	I_0 I_1
1	0	I_2
1	1	I_3
(b) Fu	ınctio	n table


FIGURE 4.25 Four-to-one-line multiplexer

Boolean function Implementation using Mux

• F(x, y, z) = (1, 2, 6, 7)

x	y	z	F	
0 0	0 0	0 1	0 1	F = z
0	1 1	0 1	1 0	F = z'
1 1	0	0 1	0 0	F = 0
1 1	1 1	0 1	1 1	F = 1

(a) Truth table



(b) Multiplexer implementation


$$F(A, B, C, D) = (1, 3, 4, 11, 12, 13, 14, 15)$$

A B C D F	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$8 \times 1 \mathrm{MUX}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$C = S_0$ S_1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$A \longrightarrow S_2$ $D \longrightarrow 0$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0 3 4
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 - 6
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	


FIGURE 4.28


Implementing a four-input function with a multiplexer

Demultiplexer




S	5 [)	01	O_0
0		0	0	0
0		1	0	1
1		0	0	0
1		1	1	0





Data Input	Select input		Outputs			
D	51	50	Y3	Y2	Y1	YO
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0

DATA D




IMPLEMENTATION OF BOOLEAN EXPRESSION USING DEMUX

Example 1: Implement the following boolean function using 1:8 Demux. F (A, B, C) = $\sum m$ (1, 3, 5, 6).

	Outputs		
A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

IMPLEMENTATION OF BOOLEAN EXPRESSION USING DEMUX




IMPLEMENTATION OF BOOLEAN EXPRESSION USING DEMUX

Example2: Implement full subtractor using demux

	Inputs		Outputs		
Α	В	B _{in}	Difference(D)	Borrow(B _{out})	
0	0	0	0	0	
0	0	1	1	1	
0	1	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	1	1	

IMPLEMENTATION OF BOOLEAN EXPRESSION USING DEMUX




Full Subtractor using 1:8 demux

Parity Generator and Checker

- Even and odd parity
- Even parity generator

3-	bit messa	ge	Even parity bit generator (P)
Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




$$P = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + A B C$$

$$= \overline{A} (\overline{B} C + \underline{B} \overline{C}) + A (\overline{B} \overline{C} + B C)$$

$$= \overline{A} (B \oplus C) + A (\overline{B} \oplus C)$$

$$P = A \oplus B \oplus C$$




Odd parity generator

	3-bit messa	ge	Odd parity bit generator (P)
Α	В	С	Υ
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


K-Map For 3-Bit Odd Parity Generator ВС

$$P = A \oplus (B \overline{\bigoplus} C)$$



Even parity checker

4-	bit receiv	ed messag	Dite	
A	В	C	P	Parity error check C _p
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0




$$PEC = \overline{A} \overline{B} (\overline{C} P + C\overline{P}) + \overline{A} B(\overline{C} \overline{P} + CP) + AB(\overline{C} P + C\overline{P}) + A\overline{B} (\overline{C} \overline{P} + CP)$$

$$= \overline{A} \overline{B} (C \oplus P) + \overline{A} B(\overline{C} \oplus P) + AB(C \oplus P) + A\overline{B} (\overline{C} \oplus P)$$

$$= (\overline{A} \overline{B} + AB)(C \oplus P) + (\overline{A} B + A\overline{B})(\overline{C} \oplus P)$$


$$= (A \oplus B) \oplus (C \oplus P)$$



Odd parity checker

4-	bit receive	ed messag		
A	В	C	P	Parity error check C _p
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Microsoft Excel 2010



PEC = (A Ex-NOR B) Ex-NOR (C Ex-NOR P)

