

Continuous Assessment Test II - May 2023

Programme : B.Tech CSE Semester : Winter 2022-23

Course : Digital System Design Code : BECE102L

Faculty : A. Mohamed Imran Slot : B1+TB1

Class Number : CH2022232300550

(6) (6)

(3)


(6) (6)

(3)

Time : $1\frac{1}{2}$ Hours Max. Marks : 50

Answer ALL Questions

- 1. Design a sequential circuit using JK Flip Flop that implements the state diagram shown below.
 - (a) Using binary assignment for the states, obtain the state table.
 - (b) Find combinational circuit required for the inputs of the flip flops using k-maps.
 - (c) Draw the sequential circuit.



- 2. Design a asynchronous counter that counts 0,1,2,3 using D Flip Flop.
 - (a) Draw the state table and the circuit required to implement the counter.
 - (b) Verify the output using a timing diagram.
 - (c) If the clock frequency is 64 kHz intially, what will be clock frequency for all other flip flops in the design.

- 3. A serial input is sensed for a pattern 10011. Draw the state diagram to design a finite state machine using
 - (a) Moore Model and Overlapping bit pattern. (5)
 - (b) Mealy Model and Non-Overlapping bit pattern. (5)
- 4. Derive the state table and the state diagram of the sequential circuit shown below, where J is the input and $R_1, R_2, A_1, A_2, G_1, G_2$ are the outputs. Consider only G_1 as the output for building the state table and state diagram.

