

TYPES OF COUNTER

- ☐ Flip-Flops can be connected together to perform counting operations. Such a group of Flip- Flops is a counter.
- □ The number of Flip-Flops used and the way in which they are connected determine the number of states (called the modulus)
- Counters are classified into two broad categories according to the way they are clocked:

Asynchronous counters.

Synchronous counters.


TYPES OF COUNTER

- In asynchronous (ripple) counters, the first Flip-Flop is clocked by the external clock pulse and then each successive Flip-Flop is clocked by the output of the preceding Flip-Flop.
- In synchronous counters, the clock input is connected to all of the Flip-Flops so that they are clocked simultaneously.
- Within each of these two categories, counters are classified primarily by the type of sequence, the number of states, or the number of Flip-Flops in the counter.


SYNC. Vs ASYNC. COUNTER

S.No	Asynchronous (ripple) counter	Synchronous counter
1	All the Flip-Flops are not clocked	All the Flip-Flops are clocked
	simultaneously.	simultaneously.
2	The delay times of all Flip-Flops	There is minimum propagation delay.
	are added. Therefore there is	
	considerable propagation delay.	
3	Speed of operation is low	Speed of operation is high.
4	Logic circuit is very simple even	Design involves complex logic circuit as
	for more number of states.	number of state increases.
5	Minimum numbers of logic	The number of logic devices is more than
	devices are needed.	ripple counters.
6	Cheaper than synchronous	Costlier than ripple counters.
	counters.	

2-BIT SYNC. UP COUNTER



2-Bit Synchronous Binary Counter



Design steps of synchronous counter

- Find the number of flip flops using $2n \ge N$, where N is the number of states and n is the number of flip flops
- Choose the type of flip flop
- Draw the state diagram of the counter
- Draw the excitation table of the selected flip flop and determine the excitation table for the counter
- Use K-map to derive the flip flop input functions

Design steps of synchronous counter

Design 3-bit synchronous up counter using JK flip flops.

Step 1: Find the number of flip flops.

A flip flop stores only one bit, hence for a 3 bit counter, 3 flip flops(n=3) are needed to design the counter.

Number of states = $2^n = 2^3 = 8$ states

Step 2: Choose the type of flip flop.

Since the type of flip flop is given in the problem, let us use JK flip flops.

Step 3: Write the sequence of the counter

000, 001, 010, 011, 100, 101, 110, 111

Obtain excitation table for the counter.

- We know, the <u>excitation table</u> for JK flip flop
- Excitation table for the 3-bit synchronous counter is determined from the excitation table of JK flip flop

Design steps of synchronous counter


Excitation table for JK flip flop


ct 1	Present State		Next State		Flip flop Inputs							
Clock	Q _c	QB	Q _A	Q _{C+1}	Q _{B+1}	Q _{A+1}	J _c	K _c	J _B	K _B	JA	KA
1	0	0	0	0	0	1	0	X	0	х	1	X
2	0	0	1	0	1	0	0	Х	1	X	х	1
3	0	1	0	0	1	1	0	х	х	0	1	х
4	0	1	1	1	0	0	1	X	X	1	х	1
5	1	0	0	1	0	1	х	0	0	х	1	х
6	1	0	1	1	1	0	х	0	1	х	х	1
7	1	1	0	1	1	1	X	0	х	0	1	Х
8	1	1	1	0	0	0	х	1	х	1	Х	1


Q _n	Q _{n+1}	J	K
0	0	0	х
0	1	1	X
1	0	X	1
1	1	х	0


Design steps of synchronous counter


Step 5: Derive the flip flop input functions

















Design steps of synchronous counter

Step 6: Draw the logic diagram of the counter.







4-BIT SYNC. UP COUNTER




4-Bit Synchronous Binary Counter







2-Bit Asynchronous Binary Counter





Timing diagram for 2-bit counter




3-Bit Asynchronous Binary Counter








4-BIT ASYNC. DOWN COUNTER



4-BIT ASYNC. DOWN COUNTER

"Down" count sequence



SYNC. MOD COUNTER DESIGN

- □ The counter can be designed using any types of Flip flop. But in general T-Flip flop is used to design counter.
- The use of MOD counter in to counter value for specific number of times.
- □ For example, MOD-5 Counter means it can counter the values from 0 to 4 and it get reset. So, it count in the sequence of 000,001,0110,011,100,000,001,etc.,
- The number of flip flop required to design MOD counter is depends on the number of count it performs.

SYNC. MOD COUNTER DESIGN

- 1. Determine the number of Flip-Flop needed
- 2. Choose the type of Flip Flop and its excitation table
- 3. Determine Transition table
- 4. K-Map simplification procedures for driving expressions
- 5. Draw the logic diagram

Example:1 Design of MOD-6 Counter using JK Flip flop

Step 1: Find number of flip-flops required to build the counter.

Flip-flops required are : $2^n \ge N$.

Here N = 6 $\therefore n = 3$

i.e. Three flip-flops are required.

Step 2: Write an excitation table for JK flip-flop.

Q _n	Q _{n+1}	J	к
0	0	0	x
0	1	1	×
1	0	x	1
1	1	x	0


Example:1 Design of MOD-6 Counter using JK Flip flop

Step 3: Determine the transition table.


Pro	Present state			Next state			Flip-flop inputs				
QA	QB	q_c	Q _{A+1}	Q _{B+1}	Q _{C+1}	JA	K _A	J _B	КВ	J _C	κ _c
0	0	0	0	0	1	0	×	0	x	1	x
0	0	1	0	1	0	0	×	1	x	x	1
0	1	0	0	1	1	0	×	×	0	1	x
0	1	1	1	0	0	1	×	×	1	x	1
1	0	0	1	0	1	×	0	0	×	1	x
1	0	1	0	0	0	×	1	0	×	×	1
1	1	0	×	x	×	×	×	×	×	x	x ·
1	1	1	x	x	x	x	x	x	x	x	. X


Example:1 Design of MOD-6 Counter using JK Flip flop

Step 4: K-map simplification for flip-flop inputs.




ͺQ _B	Qc	Fo	r K _A					
QA\	00	01	11	10				
0	X	X	X	x				
1	0	1	×	×				
	K _A = Q _C							






, Q _B	Qc	Fo		
٥À	00	01	11	10
0	1	X	X	1
1	1	Х	Х	×
		J۲	= 1	



Example:1 Design of MOD-6 Counter using JK Flip flop

Step 5: Implement the counter.



Example:2 Design of MOD-6 Counter using T Flip flop

Step 1: Find number of flip-flops required to build the counter.

Flip-flops required are : $2^n \ge N$

Here N = 6 : n = 3

i.e. Three flip-flops are required.

Step 2: Write an excitation table for T flip-flop.

Qn	Q _{n + 1}	Т
0	0	0 -
0	1	1
1	0	1
1 ,	1	0


Example: 2 Design of MOD-6 Counter using T Flip flop

Step 3: Determine the transition table.


Present state			Next state			Flip-flop inputs		
Q _A	QB	Qc	Q _{A +1}	Q _{B+1}	Q _{C+1}	TA	Тв	Ŧ _c
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	. 0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	- 1	0	0	1
1	0	1	0	0	0	1	0	1
1	1	0	×	×	×	×	×	x
1	1	1	х	x	x	x	x	x

Example: 2 Design of MOD-6 Counter using T Flip flop


Step 4: K-map simplification for flip-flop inputs.



Step 5: Implement the counter.




JOHNSON COUNTERS



JOHNSON COUNTERS


Clock Input	Q3	Q2	Q1	Q0
1	0	0	0	0
2	0	0	0	1
3	0	0	1	1
4	0	1	1	1
5	1	1	1	1
6	1	1	1	0
7	1	1	0	0
8	1	0	0	0

JOHNSON COUNTERS



Time sequence for a 4-bit Johnson counter


RING COUNTERS



RING COUNTERS

Clock	Q3	Q2	Q1	Q0
Input				
1	0	0	0	1
2	0	0	1	0
3	0	1	0	0
4	1	0	0	0
5	0	0	0	1
6	0	0	1	0
7	0	1	0	0
8	1	0	0	0

RING COUNTERS



```
module upordown_counter( Clk, reset, UpOrDown, Count );
 input Clk,reset,UpOrDown;
 output [3 : 0] Count;
 reg [3:0] Count = 0;
 always @(posedge(Clk) or posedge(reset))
  begin
    if(reset == 1)
      Count <= 0;
    else
      if(UpOrDown == 1) //Up mode selected
        if(Count == 15)
          Count <= 0;
        else
          Count <= Count + 1; //Incremend Counter
      else //Down mode selected
        if(Count == 0)
          Count <= 15;
        else
          Count <= Count - 1; //Decrement counter
  end
  endmodule
```

```
Example: Mod N Counter
// # (parameter N = 10, parameter WIDTH = 4)
module modN_ctr (input clk, input rstn, output reg[WIDTH-1:0] out);
 always @ (posedge clk) begin
  if (!rstn) begin
   out <= 0;
  end else begin
   if (out == N-1)
    out <= 0;
   else
    out <= out + 1;
  end
 end
endmodule
```

```
module tb;
 parameter N = 10;
 parameter WIDTH = 4;
  reg clk;
 reg rstn;
 wire [WIDTH-1:0] out;
 modN_ctr u0 ( .clk(clk), .rstn(rstn), .out(out));
 always #10 clk = ^{\sim}clk;
 initial begin
  {clk, rstn} <= 0;
   repeat(2) @ (posedge clk);
  rstn <= 1;
   repeat(20) @ (posedge clk);
  $finish;
 end
endmodule
```