

35. a) Desire the transfer function of low pay filter and relatitis frequency response.





NOTE: - fig. 2 is the same a fig. 1.

In fig. 1, applying KCL @ node a -

$$\frac{V_1 - V_2}{R} = \frac{V_2}{\frac{1}{SC}}$$
 (carent through a capacitor is  $\frac{V_1}{SC}$ )


$$\frac{V_1}{R} = V_2 \left( Sc + \frac{1}{R} \right)$$

Fall each gain 
$$\frac{V_0}{V_1}$$
  $\frac{V_2}{V_1} = \frac{1}{1+Sec}$   $\frac{V_0}{V_1} = \frac{V_0}{V_1} \times \frac{V_2}{V_2}$  (multiplying & dividing by  $V_2$ )
$$= \frac{V_0}{V_2} \times \frac{V_2}{V_1} = \left(\frac{1+Sec}{R_1}\right) \times \left(\frac{1}{1+Sec}\right)$$

$$= \frac{V_0}{V_0(S)} \times \frac{V_2}{V_1} = \left(\frac{1+Sec}{R_1}\right) \times \left(\frac{1}{1+Sec}\right)$$

$$\frac{V_{\delta}(S)}{V_{I}(S)} = \frac{V_{\delta}}{V_{I}(S)} = \frac{V_{\delta}}{1 + Sec} = \frac{P_{I}}{1 + Sec} \left( \frac{1}{2} + \frac{1}{2}$$

$$H(jw) = \frac{Ao}{1+j\frac{F}{F_c}} \qquad (3c = \frac{1}{2\pi\kappa c})$$



@ 1=1c, | H(jw) | = 0.707 Ao

\* Je - cut off frequency




fig. 3 -> FREGUENCY RESPONSE OF LOW PASS FILTER

36. @) Desire the transfer function of a high Pars filler and plot is

frequency response.

Let the pass band (or) dored loop gain he Ao.

By applying KCL @ node a, we get

$$\frac{V_1 - V_2}{V_{SC}} = \frac{V_2}{R}$$


stre : -


$$\frac{V_1}{V_2} = \frac{1 + SRC}{SRC}$$

$$\frac{V_b}{V_l} = \frac{V_o}{V_2} \times \frac{V_2}{V_l} \implies H(s) = A_b \times SR(\frac{1+SR(s)}{1+SR(s)})$$

H(jw) = Ao 
$$\frac{1}{F_c}$$
 (4  $\frac{1}{F_c}$  =  $\frac{1}{2\pi R_c}$ )

of  $j \rightarrow \infty$ ,  $|H(jw)| = A_0$ when j = jc,  $|H(jw)| = \frac{A_0}{J_L} = 0.707A_0$ 





b) Derign a high pay filter with a entroff treaturey of loveHz &


And :- 
$$A_0 = 10 = 1+R_1$$
  $\Rightarrow R_1 = 9R_1$ 

Let C = 0.1 HF


$$| (0 \times 10^{3} \times 2\pi \times 0.1 \times 10^{-6}) | = 1$$


Let R4 = 1KN. 35 R= 9KN

the disgress.



37. Design a weighted resistor DAC for the ilp 11011. Find the olp voltage, VR = 20V, RE = R Assume R = 1 km.





$$V_0 = I_0 P f$$

$$I_0 = \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \cdots + \frac{V_R}{2^n} d_n$$

Here, 
$$I_0 = \frac{20}{2K}(1) + \frac{20}{2^2K}(1) + \frac{20}{2^3K}(0) + \frac{20}{2^4K}(1) + \frac{20}{2^5K}(1)$$

$$= \frac{1}{k} \left( 16.875 \right) = \frac{16.875 \text{ mA}}{16.875 \text{ Vo}} = \frac{16.875 \times 10^{-7} \times 10^{3}}{16.875 \text{ V}}$$

## 10.2.2 R-2R Ladder DAC

Wide range of resistors are required in binary weighted resistor type DAC. This can be avoided by using R-2R ladder type DAC where only two values of resistors are required. It is well suited for integrated circuit realization. The typical value of R ranges from  $2.5~\mathrm{k}\Omega$  to  $10~\mathrm{k}\Omega$ .

For simplicity, consider a 3-bit DAC as shown in Fig. 10.5 (a), where the switch position  $d_1d_2d_3$  corresponds to the binary word 100. The circuit can be simplified to the equivalent form of Fig. 10.5 (b) and finally to Fig. 10.5 (c). Then, voltage at node C can be easily calculated by the set procedure of network analysis as

$$\frac{-V_{\rm R}\left(\frac{2}{3}R\right)}{2R+\frac{2}{3}R} = -\frac{V_{\rm R}}{4}$$

The output voltage is

$$V_{\rm o} = \frac{-2R}{R} \left( -\frac{V_{\rm R}}{4} \right) = \frac{V_{\rm R}}{2} = \frac{V_{\rm FS}}{2}$$




Fig. 10.5 (a) R-2R ladder DAC (b) Equivalent circuit of (a), (c) Equivalent circuit of (b)

The switch position corresponding to the binary word 001 in 3 bit DAC is shown in Fig. 16 (a). The circuit can be simplified to the equivalent form of Fig. 10.6 (b). The voltages the nodes (A, B, C) formed by resistor branches are easily calculated in a similar fashion the output voltage becomes

$$V_{\rm o} = \left(-\frac{2R}{R}\right) \left(-\frac{V_{\rm R}}{16}\right) = \frac{V_{\rm R}}{8} = \frac{V_{\rm FS}}{8}$$




Fig. 10.6 (a) R-2R ladder DAC for switch positions 001 (b) Equivalent circuit

In a similar fashion, the output voltage for R-2R ladder type DAC corresponding to other bit binary words can be calculated.

## **DIRECT TYPE ADCs**

## 10.3.1 The Parallel Comparator (Flash) A/D Converter

This is the simplest possible A/D converter. It is at the same time, the fastest and most expensive technique. Figure 10.10 (a) shows a 3-bit A/D converter. The circuit consists of a resistive divider network, 8 op-amp comparators and a 8-line to 3-line encoder (3-bit privity encoder). The comparator and its truth table is shown in Fig. 10.10 (b). A small amount of hysteresis is built into the comparator to resolve any problems that might occur if oth inputs were of equal voltage as shown in the truth table. Coming back to Fig. 10.10 each node of the resistive divider, a comparison voltage is available. Since all the resistive are of equal value, the voltage levels available at the nodes are equally divided between the reference voltage  $V_R$  and the ground. The purpose of the circuit is to compare the a input voltage V, with each of the node voltages. The truth table for the flash type converter is shown in Fig. 10.10 (c). The circuit has the advantage of high speed




Fig. 10.10 (a) Basic circuit of a flash type A/D converter

Voltage input	Logic output X	
$V_{\rm a} > V_{\rm d}$	X = 1	. Va0 +
$V_{\rm a} < V_{\rm d}$	X = 0	V .
$V_{\rm a} = V_{\rm d}$	Previous value	V <sub>b</sub> O

Fig. 10.10 (b) Comparator and its truth table

Input voltag	ne V <sub>a</sub>	$X_7$	$X_{\delta}$	$X_{5}$	$X_q$	$X_3$	$X_2$	$X_{I}$	$X_0$	$Y_2$	Y2	Yo
0 to V <sub>R</sub> /8		0	0	0	0	0	0	0	1	0	0	0
$V_R/8$ to $V_R/4$	4	0	0	0	0	0	0	1	1	0	0	1
V <sub>R</sub> /4 to 3 V	/ <sub>R</sub> /8	0	0	0	0	0	1	1	1	0	1	0
3 V <sub>R</sub> /8 to V	2/2	0	0	0	0	1	1	1	1	0	1	1
V <sub>R</sub> /2 to 5 V	<sub>R</sub> /8	0	0	0	1	1	1	1	1	1	0	0
5 V <sub>R</sub> /8 to 3		0	0	1	1	1	1	1	1	1	0	1
3 V <sub>R</sub> /4 to 7	1.7	0	1	1	1	1	1	1	1	1	1	0
7 V <sub>R</sub> /8 to V		1	1	1	1	1	1	1	1	1	1	1

Fig. 10.10 (c) Truth table for a flash type A/D converter

conversion take place simultaneously rather than sequentially. Typical conversion time is 100 ns or less. Conversion time is limited only by the speed of the comparator and of the priority encoder. By using an Advanced Micro Devices AMD 686A comparator and a T1147 priority encoder, conversion delays of the order of 20 ns can be obtained.

This type of ADC has the disadvantage that the number of comparators required almost doubles for each added bit. A 2-bit ADC requires 3 comparators, 3-bit ADC needs 7, whereas 4-bit requires 15 comparators. In general, the number of comparators required are  $2^n - 1$  where n is the desired number of bits. Hence the number of comparators approximately doubles for each added bit. Also the larger the value of n, the more complex is the priority encoder.