


Semiconductor Memory Design


Unit -7

**by
Dr. SAKTHIVEL.S.M**


6T SRAM





6T SRAM



6T SRAM



6T SRAM




$$V = IR; I \propto 1/R \text{ (V CONST)}$$

$$I_D \propto (W/L) \propto 1/R$$

$$\left. \begin{array}{l} (W/L)_{N_1} > (W/L)_{N_3} \\ R_{N_1} < R_{N_3} \end{array} \right\} \text{READ STABILITY CRITERIA}$$

6T SRAM

PRE - CHARGE
CIRCUIT




READ OPERATION :


- 1) $WL = VDD$
- ✓ 2) $BIT, \overline{BIT} = VDD$

$\Phi = 0$ $P_3, P_4 = ON$


$\Phi = 1$ $P_3, P_4 = OFF$



SENSE AMPLIFIER



SENSE AMPLIFIER



SENSE AMPLIFIER

READ-EN

VDD

BIT

P_5

$\overline{\text{BIT}}$

P_6

BIT

1.6

LOGIC \uparrow

X

P_7

P_8

$\overline{\text{BIT}}$

1.8

LOGIC \uparrow

Y

N_9

N_{10}

READ-EN = 1

$VDD - \partial V = \text{BIT}$

$\overline{\text{BIT}} = VDD$

READ-EN = 0

$P_5, P_6 = \text{ON}$

BIT = X

$\overline{\text{BIT}} = Y$

$N_{11} = \text{OFF}$

READ-EN

= 1

N_{11}


✓

0 - 1.8

0 - 1.9 LOW (0)

> 0.9 - 1.8 HIGH (1)

SENSE AMPLIFIER



ID, A ?


ID, B ?

$ID, B > ID, A$


$ID \propto V_{GS}$

$ID \propto V_G$

SENSE AMPLIFIER




WRITE CIRCUIT



WRITE OPERATION


$BIT = VDD$

$\overline{BIT} = 0$



RSC

NOTHING
RIGHT HAND CIRCUIT




WRITE :

INITIAL ✓
* $A=0, B=1$
—————
 $A=1, B=0$


1) $WL = \uparrow$ (N_3, N_4)

2) $BIT = VDD, \overline{BIT} = 0$



$$(W/L)N_4 > (W/L)P_2$$

$$RN_4 < RP_2$$



$N_4 \downarrow$
 $P_2 \uparrow$
 (NODE B)

N_4 WINS

0 @ NODE B

