
Semiconductor Memory Design


Unit -7

by Dr. SAKTHIVEL.S.M


6T SRAM




GT SRAM




GT SRAM





6T SRAM





6T SRAM















SENSE AMPLIFIER












DATA = 0 $N_7 = OFF$ $N_8 = ON$ BIT = VDD $\overline{BIT} = 0$










1)
$$WL = \uparrow$$
 (N_3, N_4)

2) BIT = VDD,
$$\overline{BIT} = 0$$



 $RN_4 < RP_2$

P₂ (NODE B)
N₄ WINS

N₄

O @ NODE B

