#### Reg. No.:

#### Name



# VIT

### Vellore Institute of Technology (Decuded to be University under section 3 of UGC Act, 1956)

## Continuous Assessment Test I - May 2023

	P.T L /ECE/ECM)	Semester	:	FIS 2022-23
Programme	: B.Tech (ECE/ECM)	Code	:	BECE303L
Course	VLSI System Design	Slot	:	A1+TA1
Faculty	: Dr. BISWAJIT JENA Dr. PRASHANTH KUMAR B Dr. SAKTHIVEL S M Dr. RAVI SANKAR A Dr. VELMATHI G	Class Nbr	:	CH2022232500108 CH2022232500107 CH2022232500106 CH2022232500315 CH20222332500109
Time	: 90 Minutes	Max. Marks	:	50

#### Answer ALL the questions

Q.N	o. Su	Ouestions	Marks
1.		Discuss the key components and design considerations involved in VLSI design and propose an application scenario where the Y chart methodology can effectively optimize the design process. Justify your selection of the application and explain how the Y chart can contribute to its successful implementation.	
z.		For an NMOS transistor with W/L=16 $\mu$ m/0.8 $\mu$ m, $t_{ox}$ =15 nm, $\mu_n$ = 500 cm <sup>2</sup> /V-S, V <sub>TN</sub> =0.7 V, $\epsilon_r$ =3.9, and $\epsilon_0$ =8.854 x 10 <sup>-14</sup> F.cm <sup>-1</sup> ,	[10]
	(a)	Find Cox and Ka.	
	(b)	Calculate the values of $V_{GS}$ and $V_{DSMIN}$ needed to operate the transistor in the saturation region with a DC current, $I_{DS}$ = 100 $\mu$ A.	
	(c)	For the given parameters of the MOSFET, find the value of $V_{GS}$ required to cause the device to operate as a 1000-ohms resistor for a very small $V_{DS}$ .	:
3.		Define channel length modulation in a MOS device. Briefly explain the impact of higher drain bias ( $V_{DS} \ge V_{DS\_Sal}$ ) on the channel of MOSFET.	[5]
!		For a CMOS inverter, let $V_{TN} = 0.4 \text{ V} =  V_{TP} $ , $K_n = K_p = 80 \mu\text{A/V}^2$ , and $V_{DD} = 3.3 \text{V}$ .	[10
	(a)	Evaluate input and output transition voltages (i.e., $V_{TT}$ , $V_{OTN}$ , and $V_{OTP}$ )	

Consider the following statements:

(b) Evaluate input voltage  $V_1$  when output voltage  $V_0 = 0.4 \text{ V}$ .

(c) Evaluate output voltage Vo when input voltage V1 = 1.41 V.

Output X will be equal to A when control inputs B and C are the same. X will remain HIGH when B and C are different.

Construct a truth table and fill out the values for input variables A, B, and C i) and the output X. Write the Boolean equation that satisfies the above statements.

Design a static CMOS circuit and size the PMOS and NMOS transistors so that ii) the maximum delay is less than RC. Construct an RC equivalent network for iii) the static CMOS circuit.

Implement a simple NAND-based SR latch using static-CMOS logic style.

[5]