# **CMOS Logic Gates**


Unit -2

by Dr. SAKTHIVEL.S.M

#### **CMOS INVERTER**


The DC input-output transfer characteristic is also called as Voltage Transfer Characteristics (VTC).


It is simply a plot of the output voltage (Vout) as a function of the input voltage (Vin).



'n

#### I - V CHARACTERISTICS OF NMOS







#### NMOS OPERATION

CUT-OFF: Vgsn (Vtn


Vin ( Ven




LINEAR:




#### I - V CHARACTERISTICS OF PMOS






#### **PMOS OPERATION**

Vout > Vin - Vep




Vtp < 0

#### **CMOS INVERTER - VTC GRAPH**



#### **CMOS INVERTER - VTC GRAPH**



 $V_{tn} = 1 V;$  $V_{tp} = -1 V$ 

.. Vgsn < Vtn ⇒ CUT-OFF

PMOS: 
$$V_{gsp} = V_{in} - V_{dd} = 0 - 5 = -5$$

$$V_{gsp} < V_{tp} \Rightarrow L/S$$

Vdsp = Nout - Vdd = OV

# CASE 2: V = 1 V; V = 5 V => REGION 8

$$V_{tn} = 1 V;$$
  
 $V_{tp} = -1 V$ 

<u>CASE 3:</u> V<sub>in</sub> = 2.5 V; V<sub>out</sub> = 2.5 V ⇒ REGION "C"

 $V_{tn} = 1 V;$  $V_{tn} = -1 V$ 

NMOS:

$$V_{dsn} = V_{out} = 2.5 > V_{gsn} - V_{tn}$$
  
2.5 > 1.5V.

.. NMOS - saturation

Q.5 / 1.5 V

$$\frac{PMOS}{}$$
:  $V_{gsp} = V_{in} - V_{dd} = -2.5V < V_{tp} : PMOS - ON (L/S)$ 

and 
$$V_{gsp} - V_{tp} = -2.5 + 1 = -1.5$$


### CASE 4: V = 4 V; V => REGION "D" $V_{tn} = 1 V;$ $V_{tp} = -1 V$ NMOS: Vgsn = Vin = 4V > Vtn : NMOS - ON (L/s) Vdsn = Vout = 1v ; Vgsn - Vtn = 4-1=3v : Vdsn < Vgsn -Ven :: NMOS - Linear Vgsp = Vin - Vdd = 4-5=-14; .: Vgsp = Vtp .: PMOS-ON PMOS: (LIS) Vasp = Vout - Vad = 5-5 = OV; .. Vdsp = Vgsp -Vtp Vgsp - Vtp = -1+1 = 0V PMOS - saturation.


CASE 5: 
$$V_{in} = 5 \text{ V}$$
;  $V_{out} = 0 \text{ V} \Rightarrow \text{REGION}^{\text{NE}} = \text{IV}$ ;  $V_{tp} = -1 \text{ V}$ ;  $V_{tp} = -1 \text{ V}$ 


NMOS:  $V_{qsn} = V_{in} = 5 \text{ V} > V_{tn} \therefore \text{NMOS} = -0 \text{N} \text{ (L/s)}$ 
 $V_{dsn} = V_{out} = 0 \text{ V} ; V_{qsn} - V_{tn} = 4 \text{ V} .$ 
 $\vdots \qquad V_{qsn} - V_{tn} \implies \text{NMOS} - \text{Linear}$ 
 $PMOS: V_{qsp} = V_{in} - V_{dd} = 5 - 5 = 0 \text{V}$ 
 $V_{tp} = -1 \text{ V}$ 
 $V_{tp} = -1 \text{ V}$ 

#### **CMOS INVERTER - REGIONS OF OPERATION**

REGION	CONDITION	PMOS	NMOS	OUTPUT
Α	0 ≤ V <sub>in</sub> < V <sub>tn</sub>	Linear	Cut – Off	$V_{out} = V_{DD}$
В	$V_{tn} \le V_{in} < V_{DD}/2$	Linear	Saturation	V <sub>out</sub> > V <sub>DD</sub> / 2
С	$V_{in} = V_{DD}/2$	Saturation	Saturation	V <sub>out</sub> sharps droply
D	$V_{DD}/2 < V_{in} \le V_{DD} -  V_{tp} $	Saturation	Linear	V <sub>out</sub> < V <sub>DD</sub> / 2
E	$V_{in} > V_{DD} -  V_{tp} $	Cut - Off	Linear	V <sub>out</sub> = 0







$$I_{DSN} = -I_{DSP}$$

$$\frac{\beta n}{\gamma} \left( \sqrt{g_{S,n}} - V_{tn} \right)^2 = -\frac{\beta p}{\gamma} \times \left( \sqrt{g_{S,p}} - |V_{tp}| \right)^2$$

$$= \frac{1}{4} I_{ASN}$$

$$\left( \sqrt{g_{S,p}} - |V_{tp}| \right)^2$$

$$= \frac{\beta p}{\beta n} \left( \sqrt{g_{S,p}} - |V_{tp}| \right)$$

$$(V_{in} - V_{tn}) = -\frac{\beta p}{\beta n} (V_{in} - V_{DD} - |V_{tp}|)$$

$$V_{in} + \int_{\beta n}^{\beta p} V_{in} = V_{tn} + (V_{np} + |V_{tp}|) \int_{\beta n}^{\beta p} V_{\beta n}$$

$$V_{in} = V_{M} = V_{tn} + (V_{DD} + |V_{tp}|) \int_{\beta n}^{\beta p} V_{\beta n}$$

$$\frac{1 + \int_{\beta n}^{\beta p} V_{\beta n}}{\beta n}$$

$$V_{in} = V_{M} = V_{tn} + (V_{DD} + 1V_{ep1}) \sqrt{\frac{\beta p}{\beta n}}$$

$$1 + \sqrt{\frac{\beta p}{\beta n}}$$

$$\beta_n = \beta_p$$
 (Symmetrical CMDS Inventor)

 $V_{tn} = -|V_{tp}|$ 
 $V_{m} = \frac{V_{DD}}{2}$ 

#### CMOS INVERTER - Beta Ratio Effect

$$V_{M}$$
 = SWITCHING THRESHOLD =  $\frac{V_{DD}}{2}$  ;  $\beta$  =  $\frac{\beta p}{\beta n}$ 


$$\beta = 1$$
  $\beta_P = \beta_D$ ;  $\beta_D = \beta_D = \beta$ 

$$\mu_n \approx 3 \mu_p \quad \Phi \left(\frac{w}{L}\right)_p = 3 \left(\frac{w}{L}\right)_n$$

$$V_{\rm M} = V_{\rm DD}$$


$$\left(\frac{w}{L}\right)_n > \left(\frac{w}{L}\right)_p ; \frac{V_{DD}}{2} \downarrow \frac{1}{2} \text{ curve which LEFT}$$

#### **CMOS INVERTER - Beta Ratio Effect**





# Basics of Noise Margin

- It explains, up to what extent, IC allows noise in transmission of logic '0' and logic '1'.
- In digital Integrated circuits, we don't receives only two voltages. (One for logic '0' and another for logic '1').
- Here we receives range of voltages and we identify logic '0' or '1' based on it.
- \*Received voltage range widens based on noise in the circuit. So for error less transmission, noise margin is required



## Noise Margin based on VTC of inverter







$$NM_{H} = V_{OH} - V_{IH}$$

$$NM_{L} = V_{IL} - V_{OL}$$

## Noise Margin based on VTC of inverter






$$NM_{H} = V_{OH} - V_{IH}$$

$$NM_{L} = V_{IL} - V_{OL}$$

Peopagation delay of cmos Inventor Cont discharging Q VPD VIA nmas Chuoging Vra pmos.



CMOS Logic Cirmit mules - cmos nMOS  $\rightarrow$  G  $\longrightarrow$  If  $\alpha = 0$ , OFF, (D to S as O.C.)


PMOS - H ( Sto D as S.C.)

## Complementary MOS (CMOS)

Complementary MOS logic gates


- nMOS pull-down network
- pMOS pull-up network
- static CMOS


	Pull-up OFF	Pull-up ON
Pull-down OFF	Z (float)	1
Pull-down ON	0	X (crowbar)





- nMOS: 1 = ON
- pMOS: 0 = ON
- Series: both must be ON
- Parallel: either can be ON<sup>™</sup>













2 input NAND gate (Static Logic)



2 input NOR gate (Static Logic)



$$Y = \overline{(A+B+C) \cdot D}$$

