



# **Unit – 2 & 5**

**by**

**Dr. SAKTHIVEL.S.M**

## SYMBOLS OF "NMOS" and "PMOS"



applied Gate - to - Source voltage,  $V_{gs} \geq V_t$

Threshold voltage.

CONDITIONS:

$$\text{NMOS} \Rightarrow V_{gs} \geq V_{tn}$$

$$\text{PMOS} \Rightarrow V_{sg} \geq |V_{tp}|$$

# NMOS – PASS TRANSISTOR LOGIC

case (i):  $V_g = V_{dd} = \underline{5V}$ , also  $V_{tn} = 1V$ .

$V_g = 0V$  (low input voltage)  $\Rightarrow$  OFF

$V_g = 5V$  (high I/P voltage)  $\Rightarrow$  ON  $\rightarrow$  closed state switch.

$V_S = 0V$  ;  $V_D = ??$

$V_{gs} \geq V_{tn}$  ;  $V_{gs} = V_g - V_S = 5 - 0 = 5V$

$V_{tn} = 1V$  ;  $V_{gs} > V_{tn}$  (i.e.  $5 > 1$ )

$\therefore$  NMOS  $\Rightarrow$  ON

$V_D = V_S = 0V \Rightarrow$  strong "0"

case (ii): Let  $V_S = 2V$  ;  $V_D = ??$

$$V_{GS} = V_G - V_S = 5 - 2 = 3V$$

$$V_{tn} = 1V$$

$V_{GS} > V_{tn} \Rightarrow$  NMOS  $\Rightarrow$  ON state

$$\therefore \boxed{V_D = V_S = 2V}$$

case (iii): Let  $V_S = 4V$  ;  $V_D = ??$

$$V_{GS} = V_G - V_S = 5V - 4V = 1V ; V_{tn} = 1V$$

$$\therefore V_{GS} = V_{tn} \quad (\text{i.e. } 1 = 1V)$$

NMOS  $\Rightarrow$  ON state

$$\boxed{V_D = V_S = 4V}$$

$$V_D = V_{DD} - V_{tn}$$

$$= 5 - 1$$

$$\therefore V_D = 4V$$

(i.e.  $V_{DD} = 5V$   
 $V_{tn} = 1V$ )

# NMOS – PASS TRANSISTOR LOGIC

case (iv) :  $V_S = 5V$  ( $\approx$  high voltage)

$$V_{GS} = V_G - V_S = 5V - 5V = 0V ; V_{tn} = 1V$$

$$\boxed{V_{GS} < V_{tn}} \Rightarrow \text{NMOS} = \text{OFF}$$


$$V_d = V_{dd} - V_{tn} \Rightarrow \text{Threshold voltage drop / } V_t \text{ drop problem}$$

$$V_d = 4V$$

$\Downarrow$   
weak "1"

# NMOS – PASS TRANSISTOR LOGIC

## SUMMARY:



case (iv):  $V_s = V_A = 5V = V_{dd}$ ;  $V_y = V_d = ??$

$$V_{gs} = V_g - V_s = 5 - 5 = 0V$$

$\therefore V_{gs} < V_{tn} (\because 0 < 1V) \therefore \text{NMOS} \Rightarrow \text{OFF}$

$\therefore V_y = V_d = 4V \text{ (weak 1)}$

case (iii):  $V_s = V_A = 4V$ ;  $V_y = V_d = ???$

$$V_{gs} = V_g - V_s = 5 - 4 = 1V$$

$V_{gs} = V_{tn} \Rightarrow 1 = 1V \therefore \text{NMOS} \Rightarrow \text{ON}$

whenever  $V_{gs} \geq V_{tn}$

$\therefore V_y = V_d = 4V$

case (i):  $V_g = V_{dd} = 5V$ ;  $V_{tn} = 1V$

$V_s = V_A = 0V$  and  $V_y = ?? = V_d = ??$

$$V_{gs} = V_g - V_s = 5 - 0 = 5V;$$

$V_{gs} > V_{tn} \Rightarrow 5 > 1 \therefore \text{NMOS} \Rightarrow \text{ON}$

$\therefore V_y = V_d = 0V \text{ (strong 0)}$

case (ii):  $V_A = 2V$ ;  $V_y = V_d = ???$

$$V_{gs} = V_g - V_s = V_g - V_A = 5 - 2 = 3V$$

$V_{gs} > V_{tn} \Rightarrow 3 > 1 \therefore \text{NMOS} \Rightarrow \text{ON}$

$\therefore V_y = V_d = 2V$



# PMOS – PASS TRANSISTOR LOGIC

case (i):  $V_g = 0V \Rightarrow$  low I/P voltage  $\Rightarrow$  ON  $\rightarrow$  closed

$V_g = 5V \Rightarrow$  high I/P voltage  $\Rightarrow$  OFF

$$V_{tp} = -1V \quad ; \quad \underline{\text{PMOS}}: V_{sg} \geq |V_{tp}|$$

$$\therefore |V_{tp}| = 1V$$

$$V_s = 5V \quad ; \quad V_g = 0V \quad ; \quad |V_{tp}| = 1V$$

$$\therefore V_{sg} = V_s - V_g = 5 - 0 = 5V$$

$$\therefore V_{sg} > |V_{tp}| \Rightarrow \text{PMOS} \Rightarrow \text{ON}$$

$$\therefore \boxed{V_D = V_S = 5V} \Rightarrow \text{strong "1"}$$

case (ii) :  $V_S = 4V$  ;  $V_G = 0V$  ;  $|V_{tp}| = 1V$

$$V_{sg} = V_S - V_G = 4 - 0 = 4V \quad (V_{sg} > |V_{tp}|)$$

PMOS  $\Rightarrow$  ON ;  $V_D = V_S = 4V$

case (iii) :  $V_S = 1V$

$$V_{sg} = V_S - V_G = 1 - 0 = 1V ; |V_{tp}| = 1V$$

$$V_{sg} = |V_{tp}| \Rightarrow \text{PMOS} = \text{ON}$$

$$V_D = V_S = 1V \Rightarrow |V_{tp}|$$

case (iv) :  $V_S = 0V$  ;

$$V_{sg} = V_S - V_G = 0 - 0 = 0V$$

$$|V_{tp}| = 1V$$


$$V_{sg} < |V_{tp}| \Rightarrow \text{PMOS} - \text{OFF state}$$

$$1V = V_D = |V_{tp}| \rightarrow \text{weak "0"}$$



$$V_g = 5V$$

$$V_{tn} = 1V$$



(i)  $V_S = 0V$  ;

$$V_D = 0V.$$

STRONG "0"


(ii)  $V_S = V_{dd}$  ;

$$V_D = V_{dd} - V_{tn}$$

WEAK "1"

$$V_g = 0V$$

$$|V_{tp}| = 1V$$



(i)  $V_S = V_{dd}$

$$V_D = V_{dd}$$

STRONG "1"

(ii)  $V_S = 0V$

$$V_D = |V_{tp}|$$

WEAK "0"

## PMOS PASS TRANSISTOR



$\Rightarrow$  PMOS turns "ON" for LOW input at the gate terminal and produces "strong 1" at the drain output.

Case (i)  $V_B = 0$  ;  $V_A = V_{dd}$   
 $V_y = ???$

since  $V_B = 0V$  (PMOS turns "ON")

$$\therefore V_y = V_A = V_{dd}$$


Case (ii)  $V_B = 0$  ;  $V_A = 0V$  ;

$$V_y = ???$$

since "PMOS" passes "weak 0"  
 $\therefore V_A = 0V$  cannot be passed as  
output to  $y$ .

$$\therefore V_y = |V_{tp}|$$

# nMOS PASS TRANSISTOR



case (i)  $V_B = V_{dd}$  ;  $V_A = 0$

$V_Y = ???$

$V_B = V_{dd}$  (Transistor turns ON)

$$\therefore V_Y = V_A = 0$$

$\Rightarrow$  nMOS turns "ON" for high input at the gate terminal and produces "strong 0" at the drain output.

case (ii)  $V_B = V_{dd}$  ;  $V_A = V_{dd}$

$V_Y = ???$

$V_B = V_{dd}$  (Transistor - ON); But nMOS

passes "weak 1"  $\therefore V_A = V_{dd}$  cannot

be passed as output to Y

$$\therefore V_Y = V_{dd} - V_{tn}$$

## PMOS PASS TRANSISTOR

### SUMMARY

## NMOS PASS TRANSISTOR

B Gate	A Source	Y Drain
0	0	$ V_{tp} $
0	$V_{dd}$	$V_{dd}$
$V_{dd}$	0	Z
$V_{dd}$	$V_{dd}$	Z



B Gate	A Source	Y Drain
0	0	Z
0	$V_{dd}$	Z
$V_{dd}$	0	0
$V_{dd}$	$V_{dd}$	$V_{dd} - V_{tn}$

Given:  $F = [A + (B.C)]'$  using nMOS pairs Transistors.

$$F = \overline{A + X}$$

where  $X = (B.C) \Rightarrow$  AND


$\overline{A + X} \Rightarrow$  NOR gate



B	C	X
0	0	0
0	1	0
1	0	0
1	1	1



$$F = \overline{A+X} = \overline{A+(B.C)}$$



NOR Gate

	A	X	F
$\bar{A}$	0	0	1
$\bar{A}$	0	1	0
A	1	0	0
A	1	1	0

$\bar{X}$   
0

$$\therefore F = \bar{A}\bar{X} + A \cdot 0 = \bar{A}\bar{X} = \overline{A+X}$$

where  $X = B.C$


$$\therefore F = \overline{A+(B.C)}$$

No. of Transistors  
= 4




# TRANSMISSION GATE

- The transmission gate is a parallel combination of nMOS and pMOS transistors with gates controlled by complementary voltages.
- This is the most widely used solution for the voltage drop problem in pass transistors.
- It uses the complementary properties of pMOS and nMOS transistors.



*(a), (b), (c), (d) are symbol representations of Transmission Gate*


EXOR



Truth Table:

A	B	XOR	XNOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1



EX-NOR



# IMPLEMENTATION OF LOGIC GATES USING TG

Truth Table:



A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0



# IMPLEMENTATION OF LOGIC GATES USING TG

Truth Table:


A	B	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0





# IMPLEMENTATION OF 2:1 MULTIPLEXER

2 : 1 MUX USING TG




Truth Table:

S	Z
0	A
1	B

$$Z = A.\bar{S} + B.S$$

# IMPLEMENTATION OF 2:1 MULTIPLEXER

## 2 : 1 MUX USING TG



Truth Table:


$S$	$Z$
0	$A$
1	$B$

$$Z = A.\bar{S} + B.S$$



# IMPLEMENTATION OF 4:1 MULTIPLEXER

## 4 : 1 MUX USING TG




Truth Table:

$S_1$	$S_0$	Z
0	0	A
0	1	B
1	0	C
1	1	D

# IMPLEMENTATION OF 4:1 MULTIPLEXER



4 : 1 MUX USING TG





Truth Table:

$S_1$	$S_0$	Z
0	0	A
0	1	B
1	0	C
1	1	D

# POSITIVE LATCH




# NEGATIVE LATCH






# CONSTRUCTION OF STATIC LATCHES


NEGATIVE LATCH



POSITIVE LATCH




# IMPLEMENTATION OF POSITIVE LATCH USING TG



- A transmission gate-based implementation of a positive latch is shown in Figure.
- When  $CLK$  is high, the bottom transmission gate is ON, and the  $D$  input is copied to the  $Q$  output.
- During this period, the feedback loop is open because the top transmission gate is off.




# IMPLEMENTATION OF POSITIVE LATCH USING TG





- A transmission gate-based implementation of a positive latch is shown in Figure.
- When CLK is high, the bottom transmission gate is ON, and the D input is copied to the Q output.
- During this period, the feedback loop is open because the top transmission gate is off.

# IMPLEMENTATION OF POSITIVE LATCH USING TG




- A transmission gate-based implementation of a positive latch is shown in Figure.
- When  $CLK$  is high, the bottom transmission gate is ON, and the  $D$  input is copied to the  $Q$  output.
- During this period, the feedback loop is open because the top transmission gate is off.

# POSITIVE EDGE TRIGGERED REGISTER



# MASTER-SLAVE POSITIVE EDGE TRIGGERED REGISTER



A transmission gate level implementation of the complete register is shown in Figure.




# MASTER-SLAVE POSITIVE EDGE TRIGGERED REGISTER

- When  $CLK=0$ ,  $T_1$  is *on* and  $T_2$  is *off* in the master latch. The D input is sampled into node  $Q_M$ .
- During this period,  $T_3$  is *off* and  $T_4$  is *on* and the cross-coupled inverters ( $I_5, I_6$ ) hold the state of the slave latch.
- When  $CLK=1$ , the master stage stops sampling the input and goes into a *hold* mode.
- $T_1$  is *off* and  $T_2$  is *on*, and the cross coupled inverters  $I_3$  and  $I_4$  holds the state of  $Q_M$ .
- Also,  $T_3$  is *on* and  $T_4$  is *off*, and  $Q_M$  is copied to the output  $Q$ .

# General Concept to implement circuits using Pass Transistor and Transmission Gates


NMOS (PT) ✓

Control = 1, Output (Y) = A




TG ✓

Control = 1, Output (Y) = A




PMOS (PT)

Control = 1, Output (Y) = A




TG ✓


Control = 1, Output (Y) = A




Control = 0, Output (Y) = A




Control = 0, Output (Y) = A



Control = 0, Output (Y) = A



Control = 0, Output (Y) = A






# Implementation of a 2 input Nand and Nor gate using Pass transistor and Transmission Gates

a) 2 i/p NAND Gate:

A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

$$\begin{aligned}
 &B = 1; Y = \bar{A} \\
 &B = 0; Y = \bar{B} \\
 &Y = V_{DD}
 \end{aligned}$$



# Implementation of 2 input NOR gate using Pass Transistor and Transmission Gates



a) 2 i/p NOR gate

A	B	y
0 ✓	0	1 ✓
0	1 ✓	0
1	0	0
1	1	0

i/p B = 0,  $y = \bar{A}$ ;

B = 1,  $\bar{B} = 0$ ,  $y = \bar{B}$ ;


B = 1,  $y = \text{GND}(0)$




# Implementation of 2 input Ex-OR Gate and Ex-NOR Gate using Pass transistors and Transmission Gates

a) 2 i/p Ex-OR

A	B	y
0	0	0
0	1	1
1	0	1
1	1	0



$B=1, y=\bar{A}$   
 $B=0, \bar{B}=1, y=A$   
 (NMOS PT)







# Implementation of 2 input Ex-OR Gate and Ex- NOR Gate using Pass transistors and Transmission Gates

b) 2 i/p Ex- NOR

A	B	y
0	0 ✓	1
0	1 ✓	0 ✓
1	0 ✓	0
1	1 ✓	1 ✓




# Implementation of 2:1 multiplexer using Pass Transistor and Transmission Gates

NMOS Pass Trans


$$Y = \bar{S}A + SB$$

$$S=0, \bar{S}=1; Y=A$$

$$S=1, Y=B$$



2:1 mux



2:1 mux using TG





# Implementation of 4:1 mux using Pass Transistor and Transmission Gates

I/P data lines:  $D_0, D_1, D_2, D_3$

Control signal:  $S_0, S_1$

Multiplexed output:  $Y$

$$Y = \underbrace{\bar{S}_1 \bar{S}_0}_{(I)} D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3 \quad (*)$$





8 transistors

4:1 mux PT(N)

$$Y = \left( \bar{S}_1 \cdot (\bar{S}_0 D_0 + S_0 D_1) \right) + \left( S_1 \cdot (\bar{S}_0 D_2 + S_0 D_3) \right)$$


(I) (II)



4:1 mux using C.T

Realize the following Boolean expression using CMOS Transmission Gate design style

$$Y = \underbrace{AB}_{(I)} + \underbrace{\bar{A}\bar{C}}_{(II)} + \underbrace{A\bar{B}C}_{(III)}$$






(I):

OR

(II)






(III)






Realize the following Boolean expression using CMOS Transmission Gate design style

$$Y = \underbrace{AB}_{(I)} + \underbrace{\bar{A}\bar{C}}_{(II)} + \underbrace{A\bar{B}C}_{(III)}$$





# SR LATCH CMOS




S	R	Q	$\overline{Q}$	Operation
0	0	<u>Mem</u>		Hold
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Not allowed

→ (+) Operation → Pmos - Series → Nmos - Parallel





# SR LATCH CMOS

CMOS SR Latch using NMOS & PMOS gates




S	R	Q	$\bar{Q}$	Operation
0	0	1	1	Invalid
0	1	1	0	Set
1	0	0	1	Reset
1	1	<u>Mem</u>	<u>Mem</u>	Hold

→ (.) Operation → Pmos - Parallel → nmos - Series








# CMOS D Latch




→ If  $En = 1$ ,  $Q = D_{in}$   
→ If  $En = 0$ ,  $Q = mem$




# SR FF CMOS



CLK	S	R	Q	$\bar{Q}$	Operation
0	x	x	mem	mem	Hold
1	0	0	mem	mem	Hold
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	0	0	Invalid




# JK FF CMOS



CLK	J	K	Q	$\bar{Q}$
0	x	x	mem	mem
1	0	0	0	1
1	0	1	0	0
1	1	0	1	0
1	1	1	mem	mem

$$= \overline{CLK \cdot J \cdot \bar{Q}} + Q$$




# Implementation of 2 input Nor Gate in different Styles

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


$$\begin{aligned} & \bar{A} \cdot B + A \bar{B} + AB + \bar{A} \bar{B} \\ &= B(A + \bar{A}) + A(B + \bar{B}) \\ &= B + A \end{aligned}$$

$$Y = \overline{A+B}$$



Static

Pseudo NMOS



Dynamic style

