

# CMOS Logic Gates

## Unit -2


by

**Dr. SAKTHIVEL.S.M**



# CMOS INVERTER

The DC input-output transfer characteristic is also called as **Voltage Transfer Characteristics (VTC)**.

It is simply a plot of the output voltage ( $V_{out}$ ) as a function of the input voltage ( $V_{in}$ ) .



# I - V CHARACTERISTICS OF NMOS



## NMOS OPERATION ; $V_{gsn} = V_g - V_s = V_{in} - 0V$

CUT-OFF:  $V_{gsn} < V_{tn}$

$$V_{in} < V_{tn}$$


$$V_{gsn} = V_{in} \checkmark$$

LINEAR:  $V_{gsn} > V_{tn}$  ;  $V_{dsn} < V_{gsn} - V_{tn}$

$$V_{in} > V_{tn} ; V_{out} < V_{in} - V_{tn}$$

SATURATION:  $V_{gsn} > V_{tn}$  ;  $V_{dsn} > V_{gsn} - V_{tn}$



$$V_{in} > V_{tn} ; V_{out} > V_{in} - V_{tn}$$



$$\begin{aligned} V_{dsn} &= V_d - V_s \\ &= V_{out} - 0V \end{aligned}$$

$$\therefore V_{dsn} = V_{out}$$

# I - V CHARACTERISTICS OF PMOS



## PMOS OPERATION

$$V_{gsp} = V_g - V_s = V_{in} - V_{DD}$$

CUT-OFF:  $V_{gsp} > V_{tp}$

$$V_{in} - V_{DD} > V_{tp}$$

$$V_{in} > V_{DD} + V_{tp}$$

LINEAR:  $V_{gsp} < V_{tp}$  ;  $V_{dsp} > V_{gsp} - V_{tp}$


$$V_{in} - V_{DD} < V_{tp}$$

$$V_{out} > V_{in} - V_{tp}$$

$$\therefore V_{in} < V_{DD} + V_{tp}$$

SATURATION:  $V_{gsp} < V_{tp}$  ;  $V_{dsp} < V_{gsp} - V_{tp}$

$$V_{in} < V_{DD} + V_{tp} ; V_{out} < V_{in} - V_{tp}$$




$$V_{dsp} = V_d - V_s$$

$$V_{dsp} = V_{out} - V_{DD}$$


$$V_{tp} < 0$$




# CMOS INVERTER - VTC GRAPH



# CMOS INVERTER - VTC GRAPH



(SAT - SATURATION)





**CASE 1:**  $V_{in} = 0\text{ V}$ ;  $V_{out} = 5\text{ V} \Rightarrow \text{REGION "A"}$

$$V_{tn} = 1\text{ V};$$
$$V_{tp} = -1\text{ V}$$

NMOS:  $V_{gsn} = V_g - V_s = V_{in} - V_s = 0 - 0 = 0\text{ V}$

$$\therefore V_{gsn} < V_{tn} \Rightarrow \text{CUT-OFF}$$

PMOS:  $V_{gsp} = V_{in} - V_{dd} = 0 - 5 = -5$

$$V_{gsp} < V_{tp} \Rightarrow \text{L/S}$$

$$V_{dsp} = V_{out} - V_{dd} = 0\text{ V}$$

$$V_{gsp} - V_{tp} = -5 - (-1) = -5 + 1 = -4\text{ V} \therefore V_{dsp} > V_{gsp} - V_{tp}$$
$$\Rightarrow \text{LINEAR}$$

CASE 2:  $V_{in} = 1\text{ V}$ ;  $V_{out} = 5\text{ V} \Rightarrow$  REGION "B"

$$V_{tn} = 1\text{ V};$$

$$V_{tp} = -1\text{ V}$$

NMOS:  $V_{gsn} = V_{in} = 1\text{ V} \quad \therefore V_{gsn} = V_{tn}$

NMOS - ON  $\therefore$  L/S

$$V_{dsn} = V_{out} = 5\text{ V}$$

$$V_{gsn} - V_{tn} = 0\text{ V} \quad \therefore V_{dsn} > V_{gsn} - V_{tn} \quad \therefore \text{NMOS - saturation}$$

PMOS:  $V_{gsp} = V_{in} - V_{dd} = 1 - 5 = -4\text{ V} \quad \therefore V_{gsp} < V_{tp} \therefore \text{PMOS - ON}$

L/S

$$V_{dsp} = V_{out} - V_{dd} = 0\text{ V} \quad ; \quad V_{gsp} - V_{tp} = -4 + 1 = -3\text{ V}$$

$$\therefore V_{dsp} > V_{gsp} - V_{tp} \quad \therefore \text{PMOS - linear.}$$

CASE 3:  $V_{in} = 2.5 \text{ V}$ ;  $V_{out} = 2.5 \text{ V} \Rightarrow$  REGION "C"

$$V_{tn} = 1 \text{ V};$$
$$V_{tp} = -1 \text{ V}$$

NMOS:  $V_{gsn} = V_{in} = 2.5 \text{ V} > V_{tn} \therefore \text{NMOS-ON (L/S)}$

$$V_{dsn} = V_{out} = 2.5 > V_{gsn} - V_{tn}$$
$$2.5 > 1.5 \text{ V} \therefore \text{NMOS - saturation}$$

PMOS:  $V_{gsp} = V_{in} - V_{dd} = -2.5 \text{ V} < V_{tp} \therefore \text{PMOS-ON (L/S)}$

$$V_{dsp} = V_{out} - V_{dd} = 2.5 - 5 = -2.5$$

and  $V_{gsp} - V_{tp} = -2.5 + 1 = -1.5$

$$\therefore V_{dsp} < V_{gsp} - V_{tp} \therefore \text{PMOS - saturation}$$

CASE 4:  $V_{in} = 4\text{ V}; V_{out} = 1\text{ V} \Rightarrow \text{REGION "D"}$

$$V_{tn} = 1\text{ V};$$

$$V_{tp} = -1\text{ V}$$

NMOS:  $V_{gsn} = V_{in} = 4\text{ V} > V_{tn} \therefore \text{NMOS - ON (L/S)}$

$$V_{dsn} = V_{out} = 1\text{ V} ; V_{gsn} - V_{tn} = 4 - 1 = 3\text{ V}$$

$\therefore V_{dsn} < V_{gsn} - V_{tn} \therefore \text{NMOS - Linear}$

PMOS:  $V_{gsp} = V_{in} - V_{dd} = 4 - 5 = -1\text{ V} ; \therefore V_{gsp} = V_{tp} \therefore \text{PMOS - ON (L/S)}$

$$V_{dsp} = V_{out} - V_{dd} = 5 - 5 = 0\text{ V} ;$$

$$V_{gsp} - V_{tp} = -1 + 1 = 0\text{ V} \therefore V_{dsp} = V_{gsp} - V_{tp}$$

PMOS - saturation.

CASE 5:  $V_{in} = 5V$ ;  $V_{out} = 0V \Rightarrow$  REGION "E"

$$V_{tn} = 1V;$$

$$V_{tp} = -1V$$

NMOS:  $V_{gsn} = V_{in} = 5V > V_{tn} \therefore$  NMOS - ON (L/S)

$$V_{dsn} = V_{out} = 0V ; V_{gsn} - V_{tn} = 4V.$$

$$\therefore V_{dsn} < V_{gsn} - V_{tn} \therefore \text{NMOS - Linear}$$

PMOS:  $V_{gsp} = V_{in} - V_{dd} = 5 - 5 = 0V$



$$V_{tp} = -1V$$

$$\therefore V_{gsp} > V_{tp} \therefore \text{PMOS - OFF (CUT-OFF)}$$




# CMOS INVERTER - REGIONS OF OPERATION

REGION	CONDITION	PMOS	NMOS	OUTPUT
A	$0 \leq V_{in} < V_{tn}$	Linear	Cut – Off	$V_{out} = V_{DD}$
B	$V_{tn} \leq V_{in} < V_{DD}/2$	Linear	Saturation	$V_{out} > V_{DD} / 2$
C	$V_{in} = V_{DD}/2$	Saturation	Saturation	$V_{out}$ sharps droply
D	$V_{DD}/2 < V_{in} \leq V_{DD} -  V_{tp} $	Saturation	Linear	$V_{out} < V_{DD} / 2$
E	$V_{in} > V_{DD} -  V_{tp} $	Cut – Off	Linear	$V_{out} = 0$





# CMOS INVERTER - SWITCHING THRESHOLD



$$I_{DSN} = -I_{DSP}$$

## CMOS INVERTER - SWITCHING THRESHOLD

$$V_{gs,n} = V_{in}$$

$$V_{ds,n} = V_{out}$$

$$V_{gs,p} = V_{in} - V_{DD}$$


$$V_{ds,p} = V_{out} - V_{DD}$$

$$I_{DSn} = -I_{Dsp}$$

$$\frac{\beta_n}{2} (V_{gs,n} - V_{tn})^2 = -\frac{\beta_p}{2} (V_{gs,p} - |V_{tp}|)^2$$

$$(V_{gs,n} - V_{tn}) = \sqrt{\frac{\beta_p}{\beta_n}} (V_{gs,p} - |V_{tp}|)$$

$$(V_{in} - V_{tn}) = \sqrt{\frac{\beta_p}{\beta_n}} (V_{in} - V_{DD} - |V_{tp}|)$$



## CMOS INVERTER - SWITCHING THRESHOLD

$$(V_{in} - V_{tn}) = -\sqrt{\frac{\beta_p}{\beta_n}} (V_{in} - V_{DD} - |V_{tp}|)$$

$$V_{in} + \sqrt{\frac{\beta_p}{\beta_n}} V_{in} = V_{tn} + (V_{DD} + |V_{tp}|) \sqrt{\frac{\beta_p}{\beta_n}}$$

$$V_{in} = V_M = \frac{V_{tn} + (V_{DD} + |V_{tp}|) \sqrt{\frac{\beta_p}{\beta_n}}}{1 + \sqrt{\frac{\beta_p}{\beta_n}}}$$

$$1 + \sqrt{\frac{\beta_p}{\beta_n}}$$

## CMOS INVERTER - SWITCHING THRESHOLD

$$V_{in} = V_M = \frac{V_{tn} + (V_{DD} + |V_{tp}|) \sqrt{\beta_P/\beta_n}}{1 + \sqrt{\frac{\beta_P}{\beta_n}}}$$

$\beta_n = \beta_p$  (Symmetrical CMOS Inverter)

$$V_{tn} = -|V_{tp}|$$

$$V_M = \frac{V_{DD}}{2}$$



## CMOS INVERTER - Beta Ratio Effect

$$V_M = \text{SWITCHING THRESHOLD} = \frac{V_{DD}}{2} ; \beta = \frac{\beta_p}{\beta_n}$$

$$\boxed{\beta = 1} \quad \beta_p = \beta_n ; \mu_n \left(\frac{W}{L}\right)_n = \mu_p \left(\frac{W}{L}\right)_p$$

$$\mu_n \approx 1500 \text{ cm}^2/\text{V-s}$$

$$\mu_p \approx 500 \text{ cm}^2/\text{V-s}$$

$$\mu_n \approx 3 \mu_p \Rightarrow \left(\frac{W}{L}\right)_p = 3 \left(\frac{W}{L}\right)_n$$

$$V_M = \frac{V_{DD}}{2}$$

$$\boxed{\beta < 1} \quad \beta_n > \beta_p$$

STRONG - NMOS

$$\left(\frac{W}{L}\right)_n > \left(\frac{W}{L}\right)_p ; \frac{V_{DD}}{2} \downarrow \text{curve shifts LEFT}$$

$\Rightarrow$  LO SKEWED  
INVERTER

$$\boxed{\beta > 1}$$


$$\beta_p > \beta_n$$

STRONG - PMOS

$$\left(\frac{W}{L}\right)_p > \left(\frac{W}{L}\right)_n$$

$$\Rightarrow \text{HI SKEWED INVERTER}$$
$$\frac{V_{DD}}{2} \uparrow \text{curve shifts RIGHT.}$$


# CMOS INVERTER - Beta Ratio Effect







# Basics of Noise Margin

- ❖ It explains, up to what extent, IC allows noise in transmission of logic '0' and logic '1'.
- ❖ In digital Integrated circuits, we don't receive only two voltages. (One for logic '0' and another for logic '1').
- ❖ Here we receive range of voltages and we identify logic '0' or '1' based on it.
- ❖ Received voltage range widens based on noise in the circuit. So for error less transmission, noise margin is required.



# Noise Margin based on VTC of inverter





$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$




# Noise Margin based on VTC of inverter





$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

# Propagation delay of CMOS Inverter








# CMOS Logic Circuit rules


## - CMOS

└ nmos  
└ pmos



→ If  $G = 0$ , OFF, (D to S as O.C.)

→ If  $G = 1$ , ON, (D to S as S.C.)




→ If  $G = 0$ , ON, (S to D as S.C.)

→ If  $G = 1$ , OFF, (S to D as O.C.)

# Complementary MOS (CMOS)

- Complementary MOS logic gates
  - nMOS *pull-down network*
  - pMOS *pull-up network*
  - static CMOS

	Pull-up OFF	Pull-up ON
Pull-down OFF	Z (float)	1
Pull-down ON	0	X (crowbar)









- nMOS: 1 = ON

- pMOS: 0 = ON


- *Series*: both must be ON

- *Parallel*: either can be ON






2 input NAND gate (Static Logic)



2 input NOR gate (Static Logic)

How to implement  
 $F = ab + bc + ca$ ?

•  $\overline{F} = \overline{ab + bc + ca}$



$$Y = \overline{(A + B + C)} \cdot D$$

