Oscillator & clock generator circuit:-

1 Instruction cycle → complete one instruction/statement.

Ex: Memory cycle
Data fetch cycle
opcode fetch cycle
memory read cycle
memory write cycle & so on....



- Inbuilt oscillator
- But source we are connecting (crystal)
- Frequency connected to the crystal, determines speed of the instruction cycle.

Assume, f_s = 6MHz (crystal freq)

clock freq, $f_c = f_s/2 \rightarrow 6/2 = 3MHz$

Oscillator circuit starts generating pulses for the operation.

Time for 1 clock pulse = $1/f_c = 1/3 = 0.033 \times 10^{-6}$
$= 0.033\mu s$

Instruction time is based on the frequency of the crystal connected. When we increase the speed of operation of the MC, we need to increase the freq of the external crystal oscillator.

RST / Reset pin:-

Whatever the operation is done so far, once the RST button pressed, then automatically all the values in the registers are made '0' → zero.

In general, RST = 0 (default) → GND

RST = 1 (if pressed) → +Vcc

For a machine cycle, if RST = 1, then you can reset all the values to zero.

If we press RST button in the kit, then it will process the basic operation, some companies they show company details like BIOS.

If RST = 1, it makes all the internal content like address bus, data bus will make to zero, all the registers are zero, stack pointer (07)
↑ initial value



<Power ON RESET CKT>

$\overline{PSEN}$ → program status Enable.

[4K ROM
128 bytes RAM] internal memory.

If I need to used external memory like

64K data memory → ? which to use

64K prog memory → ? ⇓ $\overline{PSEN}$

$\overline{PSEN}$ - 0 ext code memory (ROM)

$\overline{PSEN}$ - 1 ext data memory (RAM)

ALE/PROG

ALE – Address Latch Enable

8bit data → 16 bit address

address (AD0-AD7) multiplex → Addl/data (lower order address)

Data (A8-A15) → Addl only (Higher order address)

whenever I am using addl, no need of data & vice versa.

ALE → 0 → Data

ALE → 1 → Address

if I am copying code to internal ROM address, in that time if I give ALE/PROG as +Vcc.

$\overline{EA}$ → External Access

$\overline{EA}$ = 0 (External memory)

$\overline{EA}$ = 1 (Internal memory)

+Vcc & GND → Supply pins

40 20

4 I/O ports → P0, P1, P2, P3

– 8bits

– used for bidirectional (I/P, O/P)

P3 ⇒ Interrupt, timer } not using Internal means → Alternate functions

P3.0 → RXD → Receiver

P3.1 → TXD → Transmitter

P3.2 → INT0 → Interrupt 0 (Ext)

P3.3 → INT1 (Ext) Interrupt 1

P3.4 → Timer 0

P3.5 → Timer 1

P3.6 → write line (WR)

P3.7 → Read line (RD)



Internal architecture