

SFR
↓
Special Function Registers of 8051

- 21 internal registers
- Why SFRs?
 - to control timer, counters, serial, I/O ports...
- specific functions.
- act as monitor & control the operation of 8051

Accumulator (A): Used for arithmetic & logic operations

B-Register: Used for arithmetic & logic especially multiplication & division

Program counter: holds address for next instruction to be executed.

Data pointer (DPTR): Addressing data memory in indirect addressing mode.

Stack pointer (SP): points to the current top of the stack in the stack memory area

PSW (Program Status Word): contains various status flags (carry, aux carry, overflow, parity...)

Timer 0 (T0): control registers (TH0 & TL0)

Timer 1 (T1): control registers (TH1 & TL1)

Serial port control Register (SCON): controls serial communication, baud rate and status flags

Serial Data Register (SBUF) - Holds data to be transmitted or received via serial port

Interrupt Enable Register (IE) - enables or disables interrupts & source.

Interrupt priority Register (IP) - priority level of different interrupt sources.

Timer mode register (TMOD) - mode b/w timer/counter & mode (0, 1, 2, 3)

Timer 2 / Counter 2 Control Register (T2CON) - controls operation & fn of timer 2

Timer 2 / Counter 2 Data Register (T2DATA)

Holds the initial value of timer 2

Timer 2 / Counter 2 Register (TH2 & TL2)

Holds current value of timer 2

Port 0 (P0): bidirectional I/O

Port 1 (P1): "

Port 2 (P2): "

Port 3 (P3): " with additional functionality

Such as interrupt & serial communication

Power control Register (PCON) - control power modes & reset sources.


Watchdog timer (WDT): generates system reset if not done by software.

- each SFR has 1 byte of address & unique name for specific functionality.

- 256 bytes of internal RAM accessed by 8 bit addresses. (000H to FFFH)

→ 128 bytes (internal RAM) → 00H to 7FH

128 bytes (SFR) → 80H to FFH



- MOV instruction used to access SFR

different categories of SFRs,

- ① Math/CPU registers \rightarrow A, B registers
- ② Pointer registers \rightarrow DPTR, SP
- ③ Status registers \rightarrow PSW
- ④ Input/output port latches \rightarrow P0, P1, P2, P3
- ⑤ Peripheral control registers \rightarrow PCON, SCON, TCON, TMOD, IE, IP
- ⑥ Peripheral data registers \rightarrow TLO, TLI, TH0, TH1, SBUF

A & B Registers: (8 bit)

- used to hold the data for most of the ALU operations
- A/Accumulator - ALU operation results are stored
- B - multiplication & division (16 bit), hence A & B register will combine if it goes beyond 8 bit.


DPTR (Data Pointer)

- 16 bit $\begin{cases} 8 \text{ bit (Higher order)} & \text{DPH (D8-D15)} \rightarrow 83H \\ 8 \text{ bit (Lower order)} & \text{DPL (D0-D7)} \rightarrow 82H \end{cases}$
- external RAM & some instruction involving its program memory.



Interrupt Enable (IE)

- Address @ A8H
- Enable/disable interrupts



\Downarrow It has to be enable if you want to enable any interrupt, if its '0' then if lower bit '1' also want enable

Interrupt priority Register (IP)

- 8 bit address
- priority given for the interrupts
- 8 bit register
- high to low priority


5 Interrupts

- external hardware Interrupt 0 (INT0)
- " " " " 1 (INT1)
- timer 0 overflow interrupt (TF0)
- " " " " (TF1)
- serial comm " (RI/TI)

P0, P1, P2, P3 :-

P0 (Port 0)

- 80H
- 8 bit (P0.0, P0.1, P0.2, P0.3, P0.4, P0.5, P0.6, P0.7)



1 → High I/O's
0 → low

P1 (Port 1) → 90H address ⇒ P1.0 ... P1.7


P2 (Port 2) → A0H address ⇒ P2.0 ... P2.7

P3 (Port 3) → B0H address ⇒ P3.0 ... P3.7

If you reset, all bits are set (1) — means all are configured as inputs

PCON ⇒ Power Control Register:

- used for power control
- used for baud rate selection
- 8 bit register



↓ Power down mode when, PD=1 (power supply 5V → 2V)
(internal oscillator is stopped)

↓ Ideal pin IDL=1 (Ideal mode)
IDL=0 (NOT)

- In Ideal mode, clock signal - stopped
 ↓
 Interrupt is activated
 (timer, serial ports)
 deactivated / terminated by interrupt or RST button

* PD mode can be deactivated / terminated by

- GFI \Rightarrow General purpose flags

Baud Rate \rightarrow Bits transferred per second

- SMOD - serial mode selection

- speed of the serial communication is fixed!
 \langle Baud rate \rangle in serial port by mode 0, 1, 2, 3.

mode 0 \rightarrow Baud rate fixed

mode 1 & 2 $\rightarrow (2^{SMOD/32}) \times (\text{Timer 1 overflow freq})$


mode 2 $\rightarrow SMOD = 0$ (Baud rate = $\frac{1}{64}$ oscillator freq)

$SMOD = 1$ (Baud rate = $\frac{1}{32}$ oscillator freq)

Program Status Word (PSW)

- also called flag register. (8 bit)
- for testing the condition of result & make decision
- 1 bit register (0/1)
 ↓
 reset \rightarrow set


Carry, Parity



Bank	0	1
1	0	0
2	0	1
3	1	0
	1	1

SCON → Serial Control Register:

- used to control operation modes of serial port, baud rate, transmitting/receiving serial port.



- also contains flags that are set when a byte is successfully sent or receive.

SM0 } selection of serial modes
SM1 }
SM2 }

REN → Baud rate selection


TXD, RXD, → Transmission & Receiver of the data
TI, RI

Serial buffer (data) (SBUF)

- used to hold the parallel data during transmission & reception
- Serial reception, Serial → parallel (RXD) (SBUF) ↗
- Serial transmission, parallel → Serial (SBUF) ↘
- transmit and receive are assigned same address
- data is written to SBUF it goes to transmit buffer.

Stack Pointer (SP)

- 8 bit address
- any portion of RAM can be reserve as stack.
- after Reset/RST → SP is initialized as 07H
- PUSH, POP



Timer/counter (TMOD / TCON) < we have seen >