SFR Special Function Registers of 8051 _ al internal registers - why SFRs? - to control times, counters, serial, I/o ports... - Specitic bondtions - act as monitor & control the operation of 2051 Accumulators (A): used too cerithernatic 2, logic operations B-Register used for a lithematic Splogte especially multiplication & division forgram country: holds address too next increvetion to be exercised. Data pointer (DPTR): Addressing data memory in indirect addressing mode. Stack pointer (SP): points to the workent top at the Stack in the stack momenty area PSW (Program Status word):- contains various Status flags (carry, aux carry, overflow, parity.) Time o (TO): Tonhol registers (THOSTLO) Times ((TI): control registers (THI STLI) Serial poor control Repister (SCON):- controls serice corner, band rate and status blags Serial Data Reprister (SBOF) - Holds data to be transmifted or received via social port Intersoft Enable Reptister (IE) - enables or disables interropts & source. Intersept proioprity Rogister (IP) - projectly level of different interropt sources. Timey mode refister (TMOD) - mode b/w times/counter S, mode (0,1,2,3)

Times (counter 2 control register (Tecon) - controls
operation 2, In of times 2
Times/counter2 Data register (BOARDH & BOARD).
Holds the initial value of Hmer 2
times/counters 2 Regricter (TH'2 2, TL'2)
Holds warrent value of timer 2
Porto(Po): bishisectional I/o
Post 1 (P1):
Port 2 (P2): "
Port 3 (P3): " with additional functionaling
Sean as interropped of social communication
Power control Repister (PCON) - control power modes
2, reset sources.
wastcholog times (wolf): Generates existen reset
Pt not done by software.
- each SFR has 1 byte at address & onique name
too specific donor ordery
- 256 bytes of internal RAN accessed by 861+
addresses. (ODOH to FFFA)
> 128 bytes (internal RAM) > OOH 60 TEA
128 bytes (SFR) - 9 BOH to FFH
FF \
20 CFR/ (256 butes
TF Internal
RAM
- Mov instruction used to access SFRV

dittexent only torre OA SERI
ditterent category of SFR,
6 Math/CPU refistors -> A & B registers
@ Pointer registers -) DPTR, SP
(6) status register -) PSW
a Input/ourport post lactories
Desipheral control register -, Fron, Scon, TLON,
TMOD, IE, IP
@ peripheral data registers -> TLO, TLI, THO, THI, SBOF
A St B Registers: (Bbit)
- used for hold the data too most of the ALO offer
- A/Accomolator - ALU operation reasold are
B- moltiplication of all foes beyond & bit. B reprister will combine it it goes beyond & bit.
DPTR (Doctor pointer)
DPTR (Doctor Pointer) - 16 bit
- external RAM Sy returne instruction involving in
brooklass merosay.
FFFEH 0 to 65535
decimal values
boot
Interropt Enable (IE)
Address @ASH
Training / disable interrupts
- Erable / City of Birs Alpecific interrets
MSB Bit
Cerate & disable
all intersolupis) If It has to be enable if you want to enable If It has to be enable if it it is o' them if
If It has to be enable it you want enable
Course AT 1 also also

Interrupt prioprity Register (IP)
- BB address
- beiosbert 81,000 tos tos jutoseelot?
- 2 bit register
- high Do low prioning
& intoropis - externed houdware interest O (1NTO)
- time o overtoe interpet (TFO)
- " 1 / " (TFI)
- Secicel corono "(R1/91)
Po, P1, P2, P3:-
PO (PORTO)
- 80H
- 8 bit (Po.0, Po.1, Po.2, Po.3, Po.4, Po.5, 100.6, Po.0)
D7 D6 D5 D4 D3 D2 D1 D0
1-> Hists 1/p's
PI(POSTI) - 90 H address => PI.O PI.7
P2(Post2) -> AOH address -> P2.0P2.)
P3 (P6873) - 9 BOH address - P3.0 P3.9
It you reser, all bits are set (1) - mains all are
confifored as Imports
PCON => Power Control Register;
- used for power control
- used too board rate selection
- 8 bit register
B7 B6 B5 B4 B3 B2, 180 BD SMOD! GFI GFO PD/ IDL Power Ideal Pin down IDL#1 (Ideal mode)
made IDC=0 (NOt)
PD=1 (power supply 5V -> 2V) (internal Oscillator is Stopped)

clock eignal - Stopped _ In Ideal mode, interroppics activated times, social posts) deactivated/ terminated by interropt or rest button * PD mode can be deactivated teers inacted by GFI => General purpose flags Bacod Rate -> Dits transfered per Saward -SMOD - sevial mode selection - speed of the section communication is fixed! (Bard late) in serial port by moder, 1,2,3. mode 0 -> Band rate fixed made 1 2, 2 -> (2 SMOD/32) x (Timel) overflow Hag) mode2 - SMOD =0 (Band rate = 1 Oscillator freel) SMOD = 1 (Band rate = 1 Oscillator freq) Program Status Word (PSW) - also called flag register. (8 bit) - too testing the condition of really sp make decision - 1 bit register (0/1) Carry, Pacity B) B6 B5 B4 B3 B2 B1 B6 Parity flag C4 lAC FO RS1 PSO OV - P Over 41000 flag overgrow flag casy blag Abxillang defined tlay Bank of 00

SCON -> Secial control tegricles:
- used to control operation modes of sevial point, based eats
transmitting receiving revial port.
SMO SMI SM2 REW TAD RAD TI PI
also contains flags that one set coton a type is
successfully sant or receive.
SNO Selection of Selial medles
REN -> Bacod eat relection
TND, RND, - Transmission & Receiver of the data
Serial bottel (data) (SBUF)
- used to hold the parallel data directory transmissing spreception (PRD) (PRD) - Secial reption, secial-) parallel of - Secial transmission, precalled > Secial (PRD) - transmit and leceive are assigned Same address - data is won'them to SBOF it forms to transmit botter. Stack pointer (8P)
- 8 bit address
- any position of RAM can be reserve as stack.
- able Reset/RST -> SP 1's initialized as 00th - POSH, POP (Store) - POP (SP-1) (remire)
incumented (IPM)
They (counter (TMOD TON) Live have seen).