**Aim:** To synthesize an adding CPU and to get the gate level netlist with timing, area, and power reports.

**EDA Tools Used:** Cadence Genus (Logic synthesis tool)

**Description:** An Adding CPU reads Load, Add, Store, and Jump instructions from its memory, and depending on the instruction it reads, loads data, performs addition, stores data into memory, or jumps to another memory location. The Adding CPU has a main register called AC (accumulator). The Load instruction directs the machine to load the addressed data from the memory into AC. The Store instruction causes contents of AC to be written into the addressed location in the memory. The operand of the Add instruction is immd (immediate). This instruction adds immd to the present contents of AC and puts the result back into AC. The Jump instruction loads the 6-bit address into the program counter of our machine, causing the next instruction to be fetched from this address.

#### **Procedure:**

- 1. Copy the fast.lib and slow.lib files into the folder where (.v) files are located.
- 2. Create a Synopsys design constraint file (.SDC file) by entering the design constraints required for the synthesis.

```
Elle Edit View Search Tools Documents Help

AC.v MaddingCPU.sd MaddingCPU.sd MaddingCPU.td MaddingCPU.v Maddi
```

3. Create a (.tcl) file containing all the commands for performing the logic synthesis. Synthesis effort can be medium or high.

```
File Edit View Search Tools Documents Help
 AC.v 💥 🗎 addingCPU.sdc 💥 📑 addingCPU.tcl 💥 📑 AddingCPU.v 💥 📑 ALU.v 💥 📄 Controller.v 💥 📄 DataPath.v 💥
                                                                                                                        PC.V
 1 set attr library slow.lib
 2 read hdl { AddingCPU.v DataPath.v Controller.v IR.v PC.v AC.v ALU.v }
 4 elaborate
 6 read sdc addingCPU.sdc
 7 synthesize -to mapped -effort medium
 8 write hdl > addingCPU netlist.v
10 write sdc > addingCPU constraint created.sdc
11 write sdf > addingCPU sdf created.sdf
13 qui show
15 report timing > addingCPU timing created.rep
16 report area > addingCPU area created.rep
17 report power > addingCPU power created.rep
18 report gates > addingCPU gates created.rep
19 report qor > addingCPU quality created.rep
20
```

4. Invoke the C shell and launch the Genus tool by entering the below commands.

- **5.** Execute the commands in the (.tcl file) by entering **source addingCPU.tcl** command in the command line window.
- 6. Check for the area, timing and power reports generated in the respective adding CPU folder. Also check the gate level netlist generated in the Genus synthesis solution window.

### **Verilog Programs:**

### //Verilog Program of top module of adding CPU

### //Verilog Program of the Controller

```
File Edit View Search Tools Documents Help
 🛮 AC.V 🗶 🗈 addingCPU.sdc 🗶 🗈 addingCPU.tcl 🗶 🗈 AddingCPU.v 🗶 🗈 ALU.V 🗶 🗈 Controller.V 🗶 🗈 DataPath.V 🗶 🗀 IR.V 💥 🕒 PC.V 🗶
 1 'define Reset 2'b00
 2 'define Fetch 2'b01
 3 define Decode 2'b10
 4 'define Execute 2'b11
 5 module Controller ( input reset, clk, input [1:0] op code,
                       output reg rd mem, wr mem, ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus);
 8 reg [1:0] present_state, next_state;
 9 always @( posedge clk )
   if( reset ) present_state <= `Reset;</pre>
                  present state <= next state;
13 always @( present_state or reset ) begin : Combinational
   rd_mem=1'b0; wr_mem=1'b0; ir_on_adr=1'b0; pc_on_adr=1'b0;
    dbus on data=1'b0; data on dbus=1'b0; ld ir=1'b0;
    ld_ac=1'b0; ld_pc=1'b0; inc_pc=1'b0; clr_pc=1'b0;
    pass=1'b0; add=1'b0; alu_on_dbus=1'b0;
19
    case ( present_state )
21
       `Reset : begin next state = reset ? `Reset : `Fetch; clr pc = 1'b1;
22
23
24
25
                end // End `Reset
       Fetch: begin next_state = 'Decode; pc_on_adr = 1'b1; rd_mem = 1'b1; data_on_dbus = 1'b1; ld_ir = 1'b1; inc_pc = 1'b1;
                end // End `Fetch
       `Decode : next state = `Execute; // End `Decode
26
27
       `Execute: begin next state = `Fetch;
28
29
        case( op code )
             2'b00: begin ir on adr = 1'b1; rd mem = 1'b1; data on dbus = 1'b1; ld ac = 1'b1;
31
             2'b01: begin pass = 1'b1; ir on adr = 1'b1; alu on dbus = 1'b1; dbus on data = 1'b1; wr mem = 1'b1;
33
             2'b10: ld_pc = 1'b1;
34
35
36
37
             2'bl1: begin add = 1'bl; alu on dbus = 1'bl; ld ac = 1'bl;
38
39
         end // End `Execute
        default : next state = `Reset;
40
     endcase
41
    end
42 endmodule
43
44
```

### //Verilog Program of DataPath

```
File Edit View Search Tools Documents Help
 AC.v 🗶 🗈 addingCPU.sdc 🗶 📄 addingCPU.tcl 🗶 📄 AddingCPU.v 🗶 📄 ALU.v 🗶 📄 Controller.v 🗶 🖹 DataPath.v 🗶 📄 IR.v 🗶 🦳 PC.v 💥
 1 module DataPath ( input ir on adr, pc on adr, dbus on data,
                          data on dbus, ld ir, ld ac, ld pc,
                          inc_pc, clr_pc, pass, add, alu_on dbus,clk,
3
                    output [5:0] adr bus,
                    output [1:0] op_code,
                    inout [7:0] data bus );
 7 wire [7:0] dbus, ir_out, a_side, alu_out;
 8 wire [5:0] pc_out;
 9 IR ir ( dbus, ld_ir, clk, ir_out );
10 PC pc ( ir out[5:0], ld pc, inc pc, clr pc, clk, pc out );
11 AC ac ( dbus, ld ac, clk, a side );
12 ALU alu ( a side, {2'b00,ir out[5:0]}, pass, add, alu out );
14 assign adr bus = ir on adr ? ir out[5:0] : 6'bzz zzzz;
15 assign adr bus = pc on adr ? pc out : 6'bzz zzzz;
16 assign dbus = alu_on_dbus ? alu_out : 8'bzzzz zzzz;
17 assign data bus = dbus on data ? dbus : 8'bzzzz zzzz;
18 assign dbus = data on dbus ? data bus : 8'bzzzz zzzz;
19 assign op code = ir out[7:6];
20 endmodule
21
```

### //Verilog Program of IR

```
File Edit View Search Tools Documents Help

AC.v % addingCPU.sd % addingCPU.tcl % AddingCPU.v % ALU.v % Controller.v % DataPath.v % IR.v % PC.v % I module IR(data_in,load,clk,data_out);
2 input [7:0] data_in;
3 input clk,load;
4 output reg [7:0]data_out;
5 always@(posedge clk)
6 begin
7 if(load)
8 begin
9 data_out<=data_in;
10 end
11 endmodule
```

### //Verilog Program of PC

```
File Edit View Search Tools Documents Help
AC.v 💥 📗 addingCPU.sdc 💥 📄 addingCPU.tcl 💥
                                                  AddingCPU.v 💥 📄 ALU.v 💥 📄
                                                                                Controller.v 💥 🖹
                                                                                                DataPath.v 💥 📄 IR.v 💥 📄 PC.v 💥
 1 module PC(data in, load, clk, clr, inc, data out);
 2 input [5:0] data in;
 3 input load, clk, clr, inc;
 4 output reg [5:0]data out;
 5 always@(posedge clk)
 6 begin
 7 if(clr) data out<=6'b000 000;
 8 else if (load) data out <= data in;
 9 else if (inc) data out <= data out +1;
10 end
11 endmodule
```

## //Verilog Program of AC

```
File Edit View Search Tools Documents Help

AC.v  addingCPU.sdc  addingCPU.tcl  AddingCPU.v  ALU.v  Controller.v  DataPath.v  IR.v  PC.v  IR.v  PC.v  IR.v  PC.v  IR.v  PC.v  IR.v  PC.v  IR.v  IR.v  PC.v  IR.v  IR.v
```

## //Verilog Program of the ALU

```
File Edit View Search Tools Documents Help

AC.v  addingCPU.sdc  addingCPU.tcl  AddingCPU.v  AddingCPU.v  DataPath.v  IR.v  PC.v  Imodule ALU (input [7:0]a,b,input pass,add, output reg [7:0]alu_out);

2 always@(a or b or pass or add)


3 if(pass)alu_out = a;

4 else if (add) alu_out = a+b;


5 else alu_out = 0;


6 endmodule
```

### **Gate level Netlist:**



Lab-5: Logic synthesis of an adding CPU





### **Observations:**

### Synthesis effort: Medium

a) addingCPU netlist created file

```
// Verification Directory fv/AddingCPU
              NOR2BXL g329(.AM (present_state[0]), .B (present_state[1]), .Y (pc on adr));

NOR2XL g321(.A (present_state[1]), .B (present_state[0]), .Y (ctr pc));

NOR3BXL g32(.AN (op_code[1]), .B (op_code[0]), .C (n_5), .Y (ld_pc));


DFFOXL \{ (present_state_reg[0] \{ .CK \{ (clk \}, .D \{ (n_4 \}), .0 \\ (present_state[0]) \}, \]

DFFOXL \{ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ .CK \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ (clk \}, .D \{ (n_3 \}), .0 \\ (present_state_reg[1] \{ (clk \}, .D \{ (n_3 \}), .D \{ (n_3 \}, .D \{ (n
module DataPath(ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk, adr bus, op code, data bus);
input ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk;
input ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk;
input ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk;
input ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk;
wire ir on adr, pc on adr, dbus on data, data on dbus, ld ir, ld ac, ld pc, inc pc, clr pc, pass, add, alu on dbus, clk;
wire [3:0] adr bus;
wire [1:0] data bus;
wire [1:0] data bus;
wire [1:0] data bus;
wire [7:0] data bus;
wire [7:0] data bus;
wire [7:0] data bus;
wire [7:0] is side;
wire [7:0] is jus;
wire [7:0] is jus;
wire [7:0] is jus;
wire [7:0] is jus;
wire [7:0] pc out;
wire [7:
     addingCPU_netlist.v 💥
```


b) addingCPU \_Constraint\_created file

c) addingCPU \_sdf\_created file

## d) addingCPU \_timing\_created file




## e) addingCPU \_area\_created file




f) addingCPU \_power\_created file

```
addingCPU_power_created.rep 💥
                           Genus(TM) Synthesis Solution 17.21-s010_1
 Generated by:
 Generated on:
                           May 04 2023 12:35:50 pm
 Module:
                           AddingCPU
 Technology library:
                          slow
 Operating conditions: slow (balanced_tree)
 Wireload mode:
                           enclosed
 Area mode:
                           timing library
                 Leakage Dynamic
Instance Cells Power(nW) Power(nW) Power(nW)
AddingCPU 152 6669.938 77398.874 84068.884
           133 6137.071 65606.163 71743.234
 dp
             30 1167.830 9818.709 10986.539
   pc
   ac 8 1090.048 18564.195 19654.243
ir 8 1090.048 20632.354 21722.402
alu 43 887.626 5009.390 5897.015
 cu
           19 532.858 8834.186 9367.045
```

g) addingCPU \_gates\_created file



h) addingCPU \_quality\_created file



**Inference:** A total of 152 leaf instance count is present in the gate level netlist with total area of 1224.664, total power of 84068.804nW.

**Result:** Hence an addingCPU is synthesized and the gate level netlist with timing, area and power report has been generated.