## Vellore Institute of Technology, Chennai BECE407P - ASIC Design

## Lab-1

 $\begin{array}{c} \textit{Design and Simulation of sequential \& combinational modules} \\ \textit{using Cadence}^{\circledR} \; \textit{NCLaunch} \end{array}$ 

Name of the Student: $\_$	
Roll Number:	
Date of the Lab. Class:	

- 1. **Aim:**
- 2. EDA Tools Used:
- 3. Detailed description of the Designs:
- 4. **Proceedure:** (with clear snapshots)
- 5. RTL Codes: (both the module.v and testbench.v)
- 6. **Observations:** (with simulation waveforms)
- 7. Inference: