Module 4

FSM and memory modelling

Contents

- Synchronous and Asynchronous FIFO
- Single port and Dual port ROM and RAM
- FSM Verilog modeling of Sequence detector
- Serial adder
- Vending machine

Synchronous FIFO

First In First Out (FIFO) is a very popular and useful design block for purpose of synchronization and a handshaking mechanism between the modules.

Depth of FIFO: The number of slots or rows in FIFO is called the depth of the FIFO.


Width of FIFO: The number of bits that can be stored in each slot or row is called the width of the FIFO.

There are two types of FIFOs

- 1. Synchronous FIFO
- 2. Asynchronous FIFO

Synchronous FIFO

In Synchronous FIFO, data read and write operations use the same clock frequency. Usually, they are used with high clock frequency to support high-speed systems.



Synchronous FIFO

Signals:

wr_en: write enable

wr_data: write data

full: FIFO is full

empty: FIFO is empty

rd_en: read enable

rd_data: read data

w_ptr: write pointer

r_ptr: read pointer

FIFO write operation

FIFO can store/write the wr_data at every posedge of the clock based on wr_en signal till it is full. The write pointer gets incremented on every data write in FIFO memory.

FIFO read operation

The data can be taken out or read from FIFO at every posedge of the clock based on the rd_en signal till it is empty. The read pointer gets incremented on every data read from FIFO memory.

The width of the write and read pointer = $log2(depth \ of \ FIFO)$.

Code Link

The FIFO full and empty conditions can be determined as

Empty condition


 $w_{ptr} == r_{ptr}$ i.e. write and read pointers has the same value.

Full condition

The full condition means every slot in the FIFO is occupied, but then w_ptr and r_ptr will again have the same value. Thus, it is not possible to determine whether it is a full or empty condition. Thus, the last slot of FIFO is intentionally kept empty, and the full condition can be written as $(w_ptr+1'b1) == r_ptr$

Asynchronous FIFO

- In asynchronous FIFO, data read and write operations use different clock frequencies.
- Usually, these are used in systems where data need to pass from one clock domain to another which is generally termed as 'clock domain crossing'.
- Thus, asynchronous FIFO helps to synchronize data flow between two systems working on different clocks.




Asynchronous FIFO

Asynchronous FIFO Operation

- In the case of asynchronous FIFO write pointer is aligned to the write clock domain whereas the read pointer is aligned to the read clock domain.
- Hence, it requires domain crossing to calculate FIFO full and empty conditions.
- This causes metastability in the actual design.
- In order to resolve this metastability, 2 flip flops or 3 flip flops synchronizer can be used to pass write and read pointers.

A single "2 FF synchronizer" can resolve metastability for only one bit.

Hence, depending on write and read pointers multiple 2FF synchronizers are required.



2 flip-flop synchronizer

Usage of Gray codes

- Binary formatted write and read pointer values cannot be passed.
- Due to metastability, the overall write or read pointer value might be different.
- Both write and read pointers need to convert first to their equivalent gray code in their corresponding domain and then pass them to an opposite domain.

Memory

- Read-only memory (ROM)
- Random Access Memory (RAM)
- Single port RAM
- Dual port RAM

Single Port RAM


- A single-port RAM (Random Access Memory) is a type of digital memory component that allows data to be read from and written to a single memory location (address) at a time.
- It is a simple form of memory that provides a basic storage mechanism for digital systems.
- Each memory location in a single-port RAM can store a fixed number of bits (usually a power of 2, such as 8, 16, 32, etc.).

Single Port RAM

- During a read operation, the data stored at a specific address is retrieved.
- During a write operation, new data is stored at a specific address, replacing the previous data.
- Single-port RAMs are commonly used in various digital systems for tasks such as data storage, temporary buffering, and data manipulation.

Signals

- Single-port RAMs have address lines that are used to select the memory location to be accessed. The number of address lines determines the maximum number of memory locations that the RAM can hold.
- Data lines are used to carry the actual data to be read from or written to the memory location.
- Control signals, such as read enable (read request) and write enable (write request), are used to initiate specific memory operations.



Verilog Code

```
module single_port_ram(
                                                  always @ (posedge clk)
input [7:0] data, //input data
                                                    begin
input [5:0] addr, //address
                                                     if(we)
input we, //write enable
                                                      ram[addr] <= data;
input clk, //clk
                                                     else
 output [7:0] q //output data
                                                      addr_reg <= addr;
                                                    end
reg [7:0] ram [63:0]; //8*64 bit ram
                                                   assign q = ram[addr_reg];
reg [5:0] addr_reg;
                   //address register
                                                  endmodule
```


```
initial
module single_port_ram_tb;
                                                           begin
 reg [7:0] data;
                           //input data
                                                                      we = 1'b1:
 reg [5:0] addr;
                          //address
 reg we;
                          //write enable
                                                              data = 8'h01;
 reg clk;
                          //clk
                                                              addr = 5'd0;
 wire [7:0] q;
                         //output data
                                                              #10;
 single_port_ram spr1(
                                                              data = 8'h02;
  .data(data),
                                                              addr = 5'd1;
  .addr(addr),
                                                              #10;
  .we(we),
  .clk(clk),
                                                              data = 8'h03;
  .q(q)
                                                              addr = 5'd2:
                                                              #10;
 initial
                                                              addr = 5'd0;
  begin
                                                              we = 1'b0;
   $dumpfile("dump.vcd");
                                                              #10;
   $dumpvars(1, single_port_ram_tb);
                                                              addr = 5'd1;
                                                              #10:
   clk=1'b1;
   forever #5 clk = \sim clk;
                                                           end
  end
                                                           endmodule
```

Dual Port RAM

 Possible to access the same address locations through two ports.

 The various modes of a typical true dual port dinb RAM is shown below.

| modes | ena | wea | enb | web | portA | portB |
|-------|-----|-----|-----|-----|-------|-------|
| 1 | 1 | 1 | 1 | 1 | write | write |
| 2 | 1 | 1 | 1 | 0 | write | read |
| 3 | 1 | 0 | 1 | 1 | read | write |
| 4 | 1 | 0 | 1 | 0 | read | read |



| module dp_ram (clka,clkb, ada,adb, ina,inb, ena,enb, wea,web, outa,outb); | always@(posedge clka) if(ena) begin if(wea) mem[ada]=ina; else outa = mem[ada]; end | | |
|--|---|--|--|
| input clka,clkb,ena,wea,enb,web; input[2:0] ada,adb; input[7:0] ina,inb; | else outa = outa; always@(posedge clkb) if(enb) begin if(web) mem[adb]=inb; else | | |
| output reg [7:0] outa,outb; | | | |
| reg [7:0] mem [0:7]; | | | |
| initial begin outa = 8'b00000000; outb = 8'b00000000; end | outb = mem[adb]; end else outb = outb; endmodule | | |


SEQUENCE DETECTOR

- A sequence detector is a sequential state machine that takes an input string of bits and generates an output 1 whenever the target sequence has been detected.
- In a Mealy machine, output depends on the present state and the external input (x).
- Sequence detector is of two types:
 - Overlapping
 - Non-Overlapping
- In an overlapping sequence detector, the last bit of one sequence becomes the first bit of the next sequence.
- In a non-overlapping sequence detector, the last bit of one sequence does not become the first bit of the next sequence.

Example

• Design a FSM which detects the sequence "1011" from a given bit stream. Explain with neat state diagram for overlapping case.

State Diagram



Verilog Code

```
S0: begin
                                                                              dout <=1'b0:
module sd1011_mealy_over(
                                                    if(din) begin
                                                                             end
      input bit clk,
                                                     state <= S1;
                                                                             else begin
      input logic reset,
                                                     dout <=1'b0;
                                                                              state \leq S3;
      input logic din,
                                                                              dout <=1'b0;
                                                    end
      output logic dout);
                                                    else
                                                                             end
                                                     dout <=1'b0;
                                                                            end
 typedef enum logic [1:0]{S0, S1, S2, S3}
                                                                            S3: begin
                                                  end
state_t;
                                                                             if(din) begin
                                              S1: begin
 state_t state;
                                                    if(~din) begin
                                                                              state <= S1;
                                                     state \leq S2;
                                                                              dout <=1'b1;
 always @(posedge clk or posedge reset)
                                                     dout <=1'b0;
                                                                             end
begin
                                                    end
                                                                             else begin
  if(reset) begin
                                                    else begin
                                                                              state <= S2;
   dout <= 1'b0;
                                                     dout <=1'b0;
                                                                              dout <=1'b0;
   state \leq S0:
                                                    end
                                                                             end
  end
                                                   end
                                                                            end
  else begin
                                                                          endcase
   case(state)
                                                                         end
                                                                        end endmodule
```

S2: begin

if(~din) begin state <= \$0;

Vending Machine

- Newspaper vending machine.
- In this wending machine, it accepts only two coins, 5 point and 10 point. Whenever total of coins equal to 15 points, then nw_pa signal will go high and user will get news paper. It will not return any coin, if total of points exceeds 15 points.
- System Specification:

| Sr. No. | Name of the Pin | Direction | Width | Description |
|---------|-----------------|-----------|-------|---|
| 1 | Nw_pa | Output | 1 | News Paper Signal |
| 2 | Coin | Input | 2 | Only two Coins, 5 = 2'b01 10 = 2'b10 0 = 2'b00 |
| 3 | Clk | Input | 1 | Clock Signal |
| 4 | Rst | Input | 1 | Reset Signal |

| modulevending_machine | always @(state,coin) | s10: begin |
|-----------------------------------|------------------------------|---|
| (nw_pa,clk,coin,rst); | begin | if (coin==2'b00) |
| output reg nw_pa; | case (state) | <pre>next_state=s10;</pre> |
| input [1:0] coin; | s0: begin | else if (coin==2'b01) |
| input clk,rst; reg [1:0] state; | if (coin==2'b00) | <pre>next_state=s15;</pre> |
| reg [1:0] next_state; | next_state=s0; | else if (coin==2'b10) |
| | else if (coin==2'b01) | <pre>next_state=s15;</pre> |
| parameter [1:0] s0=2'b00; | <pre>next_state=s5;</pre> | end |
| parameter [1:0] s5=2'b01; | else if (coin==2'b10) | s15: begin |
| parameter [1:0] s10=2'b10; | next_state=s10; | next_state=s0; |
| parameter [1:0] s15=2'b11; | end | end |
| | s5: begin | <pre>default : next_state=s0;</pre> |
| always @(posedge clk) | if (coin==2'b00) | endcase end |
| begin | <pre>next_state=s5;</pre> | always @(state) |
| if (rst) | else if (coin==2'b01) | begin |
| state=s0; | <pre>next_state=s10;</pre> | case (state) |
| else | else if (coin==2'b10) | s0 : nw_pa<=1'b0; |
| state=next_state; | <pre>next_state=s15;</pre> | s5 : nw_pa<=1'b0; |
| end | end | s10: nw_pa<=1'b0; |
| | | s15: nw_pa<=1'b1; |
| | | <pre>default: nw_pa<=1'b0; endcase end</pre> |
| | | endmodule |