
# Experiment3: Design and simulation of a multiplier by repeated addition using Datapath and Control path logic


#### **NCLaunch Compilation and Elaboration:**



# Experiment3: Design and simulation of a multiplier by repeated addition using Datapath and Control path logic


#### **RTL Schematic Window:**





# Experiment3: Design and simulation of a multiplier by repeated addition using Datapath and Control path logic

### **Observations/Simulation Waveforms:**



**Inference:** In the above output waveform, the data\_in is provided with 6 & 7 values and the data\_out is obtained as 42 which is the multiplied result after repeated addition. Then the data\_in is changed to 8 & 6 and the corresponding data\_out is obtained as 48 which is the multiplied result after repeated addition. Output "done" is equal to 1 whenever multiplication result is obtained.

**Result:** Hence, a multiplier is designed and the simulation and verification of behavior of multiplier by repeated addition using data path and Control path logic is performed for the given stimuli in the test bench.

**Aim:** To synthesize a multiplier by repeated addition using Datapath and Control path logic and to get the gate level netlist with timing, area, and power reports.

**EDA Tools Used:** Cadence Genus (Logic synthesis tool)

#### **Description:**

Datapath is the hardware that performs all the required operations. Control is the hardware that tells the datapath what to do, in terms of switching, operation selection, data movement between ALU components, etc. Simple datapath components include memory (stores the current instruction), PC or program counter (stores the address of current instruction), and ALU (executes current instruction). Control path is the Finite state machine designed by using Moore or Mealy models.

#### **Procedure:**

- 1. Copy the fast.lib and slow.lib files into the folder where (.v) files are located.
- 2. Create a Synopsys design constraint file (.SDC file) by entering the design constraints required for the synthesis.

```
Multiplier_constraint.sdc 
create_clock -name CLK_100M -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [ get_clocks "CLK_100M" ]
set_clock_transition -fall 0.1 [ get_clocks "CLK_100M" ]
set_clock_uncertainty 0.01 [ get_ports "clk" ]

set_input_delay -max 1.0 [get_ports "clk"] -clock CLK_100M
set_input_delay -max 1.0 [get_ports "start"] -clock CLK_100M
set_input_delay -max 1.0 [get_ports "data_in"] -clock CLK_100M
set_output_delay -max 1.0 [get_ports "done"] -clock CLK_100M
set_output_delay -max 1.0 [get_ports "done"] -clock CLK_100M
```

3. Create a (.tcl) file containing all the commands for performing the logic synthesis. Synthesis effort can be medium or high.

```
*multiplier.tcl (~/Desktop/ASIC_22MVD1003_KRANTHI/MULTIPLIER) - gedit
File Edit View Search Tools Documents Help
*multiplier.tcl 💥
set attr library slow.lib
read hdl { TOP.v ADD.v CNTR.v controller.v EQZ.v MUL datapath.v PIPO1.v PIPO2.v }
elaborate
read sdc Multiplier constraint.sdc
synthesize -to mapped -effort high
write hdl > multiplier netlist.v
write sdc > multiplier constraint created.sdc
write sdf > multiplier sdf created.sdf
gui show
report timing > multiplier timing created.rep
report area > multiplier area created.rep
report power > multiplier power created.rep
report gates > multiplier gates created.rep
report qor > multiplier quality created.rep
```

4. Invoke the C shell and launch the Genus tool by entering the below commands.

```
▼ student@cad200:MULTIPLIER

File Edit View Search Terminal Help

[student@cad200 MULTIPLIER]$ csh
[student@cad200 MULTIPLIER]$ source /cad/cshrc

Welcome to Cadence Tools Suite

[student@cad200 MULTIPLIER]$ genus -legacy_ui
```

- **5.** Execute the commands in the (.tcl file) by entering **source multiplier.tcl** command in the command line window.
- 6. Check for the area, timing and power reports generated in the respective multiplier folder. Also check the gate level netlist generated in the Genus synthesis solution window.

#### **Verilog Programs:**

//Verilog Program of top-level module containing data path and control path

File: /home/student/Desktop/ASIC\_22...D1003\_KRANTHI/MULTIPLIER/TOP.v

```
module TOP(data_out, done,data_in,clk,start);
output done;
output [15:0]data_out;
input clk,start;
input [15:0]data_in;
wire eqz, LdA, LdB, LdP, clrP, decB;

MUL_datapath uut1(data_out,eqz, LdA, LdB, LdP, clrP, decB, data_in, clk);
controller uut2(LdA, LdB, LdP, clrP, decB, done, clk, eqz, start);
endmodule
```

#### //Verilog Program of control path module

File: /home/student/Desktop/ASIC\_22...RANTHI/MULTIPLIER/controller.v

```
module controller (LdA, LdB, LdP, clrP, decB, done, clk, eqz, start);
input clk, eqz, start;
output reg LdA, LdB, LdP, clrP, decB, done;
reg [2:0] state;
parameter S0=3'b000, S1=3'b001, S2=3'b010, S3=3'b011, S4=3'b100;
always @(posedge clk)
begin
case (state)
S0: if (start) state <= S1;
S1: state <= S2;
S2: state <= S3;
S3: if (eqz) state <= S4;</pre>
S4: if(done) state <= S0;
default: state <= S0;</pre>
endcase
always@(state)
begin
case(state)
S0:begin LdA=1'b0; LdB=1'b0; LdP=1'b0; clrP=1'b0; decB=1'b0; done=1'b0; end
S1:begin LdA=1'b1; LdB=1'b0; LdP=1'b0; clrP=1'b0; decB=1'b0; done=1'b0; end
S2:begin LdA=1'b0; LdB=1'b1; LdP=1'b0; clrP=1'b1; decB=1'b0; done=1'b0; end
S3:begin LdA=1'b0; LdB=1'b0; LdP=1'b1; clrP=1'b0; decB=1'b1; done=1'b0; end S4:begin LdA=1'b0; LdB=1'b0; LdP=1'b0; clrP=1'b0; decB=1'b0; done=1'b1; end
default: begin LdA=1'b0; LdB=1'b0; LdP=1'b0; clrP=1'b0; decB=1'b0; done=1'b0; end
endcase
end
endmodule
```

#### //Verilog Program of data path module

File: /home/student/Desktop/ASIC\_22...NTHI/MULTIPLIER/MUL\_datapath.v

```
module MUL datapath (data out,egz, LdA, LdB, LdP, clrP, decB, data in, clk);
input LdA, LdB, LdP, clrP, decB, clk;
input [15:0] data in;
output eqz;
output reg [15:0]data out;
wire [15:0] X, Y, Z, Bout;
always@(eqz)
begin
if(eqz==1)
data out<=Y;</pre>
else
data out<=data out;
end
PIPO1 A (X, data in, LdA, clk);
PIPO2 P (Y, Z, LdP, clrP, clk);
CNTR B (Bout, data in, LdB, decB, clk);
ADD AD (Z, X, Y);
EQZ COMP (eqz, Bout);
endmodule
```

### //Verilog Program of PIPO1

File: /home/student/Desktop/ASIC\_22...003\_KRANTHI/MULTIPLIER/PIPO1.v

```
module PIP01 (dout, din, ld, clk);
input [15:0] din;
input ld, clk;
output reg [15:0] dout;
always @(posedge clk)
if (ld) dout <= din;
endmodule</pre>
```

#### //Verilog Program of PIPO2

File: /home/student/Desktop/ASIC 22...003 KRANTHI/MULTIPLIER/PIPO2.v

```
module PIP02 (dout, din, ld, clr, clk);
input [15:0] din;
input ld, clr, clk;
output reg [15:0] dout;
always @(posedge clk)
if (clr) dout <= 16'd0;
else if (ld) dout <= din;
endmodule</pre>
```

#### //Verilog Program of Adder

File: /home/student/Desktop/ASIC\_22...D1003\_KRANTHI/MULTIPLIER/ADD.v

```
module ADD (out, in1, in2);
input [15:0] in1, in2;
output reg [15:0] out;
always @(*)
out = in1 + in2;
endmodule
```

#### //Verilog Program of Counter

 $File: /home/student/Desktop/ASIC\_22...1003\_KRANTHI/MULTIPLIER/CNTR.v$ 

```
module CNTR (dout, din, ld, dec, clk);
input [15:0] din;
input ld, dec, clk;
output reg [15:0] dout;
always @(posedge clk)
if (ld) dout <= din;
else if (dec) dout <= dout - 1;
endmodule</pre>
```


#### //Verilog Program of Comparator

File: /home/student/Desktop/ASIC\_22...D1003\_KRANTHI/MULTIPLIER/EQZ.v


```
module EQZ (eqz, data);
input [15:0] data;
output eqz;
assign eqz = (data == 0);
endmodule
```

**Gate level Netlist:** 

**Synthesis effort: Medium** 



**Synthesis effort: High** 



#### **Observations:**

a) multiplier\_netlist\_created file

```
multiplier netlist.v 💥
module MUL datapath(data out, eqz, LdA, LdB, LdP, clrP, decB, data in,
  input LdA, LdB, LdP, clrP, decB, clk;
  input [15:0] data in;
  output [15:0] data out;
  output eqz;
 wire LdA, LdB, LdP, clrP, decB, clk;
 wire [15:0] data in;
 wire [15:0] data out;
 wire eqz;
 wire [15:0] X;
 wire [15:0] Y;
 wire [15:0] Z;
  wire [15:0] Bout;
 wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
 wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
      UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED14;
 PIPO1 A(X, data in, LdA, clk);
 ADD AD(Z, X, Y);
  CNTR B(Bout, data in, clrP, decB, clk);
 EQZ COMP(eqz, Bout);
 PIPO2 P(Y, Z, decB, clrP, clk);
 TLATX1 \data_out_reg[11] (.G (eqz), .D (Y[11]), .Q (data_out[11]),
       .QN (UNCONNECTED));
 TLATX1 \data_out_reg[14] (.G (eqz), .D (Y[14]), .Q (data_out[14]),
       .QN (UNCONNECTED0));
 TLATX1 \data_out_reg[3] (.G (eqz), .D (Y[3]), .Q (data_out[3]), .QN
       (UNCONNECTED1));
 TLATX1 \data out reg[12] (.G (eqz), .D (Y[12]), .Q (data out[12]),
       .QN (UNCONNECTED2));
 TLATX1 \data out reg[15] (.G (eqz), .D (Y[15]), .Q (data out[15]),
       .ON (UNCONNECTED3));
 TLATX1 \data_out_reg[10] (.G (eqz), .D (Y[10]), .Q (data_out[10]),
       .QN (UNCONNECTED4));
 TLATX1 \data out reg[9] (.G (eqz), .D (Y[9]), .Q (data out[9]), .QN
       (UNCONNECTED5));
 TLATX1 \data out reg[8] (.G (eqz), .D (Y[8]), .Q (data out[8]), .QN
       (UNCONNECTED6));
 TLATX1 \data_out_reg[6] (.G (eqz), .D (Y[6]), .Q (data_out[6]), .QN
       (UNCONNECTED7));
 TLATX1 \data_out_reg[5] (.G (eqz), .D (Y[5]), .Q (data_out[5]), .QN
       (UNCONNECTED8));
 TLATX1 \data_out_reg[4] (.G (eqz), .D (Y[4]), .Q (data_out[4]), .QN
       (UNCONNECTED9));
 TLATX1 \data out reg[13] (.G (eqz), .D (Y[13]), .Q (data out[13]),
       .QN (UNCONNECTED10));
 TLATX1 \data out reg[2] (.G (eqz), .D (Y[2]), .Q (data out[2]), .QN
       (UNCONNECTED11));
```

b) multiplier\_constraint\_created file

```
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Statistics for commands executed by read sdc:
 "create clock"

    successful

                                               1 , failed
                                                                0 (runtime 0.00)
 "get clocks"

    successful

                                               2 , failed
                                                                0 (runtime 0.00)
"get ports"
                                               7 , failed
                                                                0 (runtime 0.00)

    successful

 "set clock transition"

    successful

                                               2 , failed
                                                                0 (runtime
                                                                            0.00)
 "set clock uncertainty"
                                               1 , failed

    successful

                                                                0 (runtime
                                                                            0.00)
 "set input delay"
                                               3 , failed

    successful

                                                                0 (runtime
                                                                            0.00)
 "set output delay"

    successful

                                               2 , failed
                                                                0 (runtime
                                                                            0.00)
```

```
🖹 multiplier_constraint_created.sdc 💢
# Set the current design
current_design TOP
create clock -name "CLK 100M" -period 10.0 -waveform {0.0 5.0} [get ports clk]
set_clock_transition 0.1 [get_clocks CLK_100M]
set_clock_gating_check -setup 0.0
set_input_delay -clock [get_clocks CLK_100M] -network_latency_included -add_delay -rise -min 0.0 [get_ports clk] set_input_delay -clock [get_clocks CLK_100M] -clock_fall -network_latency_included -add_delay -fall -min 0.0 [get_ports clk] set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports clk]
set input delay -clock [get clocks CLK 100M] -add delay -max 1.0 [get ports start]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[15]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[14]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[13]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[12]}]
set input delay -clock [get clocks CLK 100M] -add delay -max 1.0 [get ports {data in[11]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[10]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[9]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[8]}]
set input delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[7]}}
set input delay -clock [get clocks CLK 100M] -add delay -max 1.0 [get ports {data in[6]}]
set input delay -clock [get clocks CLK 100M] -add delay -max 1.0 [get ports {data_in[5]}]
set input delay -clock [get clocks CLK 100M] -add delay -max 1.0 [get ports {data in[4]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[3]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[2]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[1]}]
set_input_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_in[0]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports done]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[15]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[14]}]
set output delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[13]}] set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[12]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay
                                                                        -max 1.0 [get ports {data_out[11]}}
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[10]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[9]}]
set_output_delay -clock [get_clocks CLK 100M] -add_delay -max 1.0 [get_ports {data_out[8]}] set_output_delay -clock [get_clocks CLK 100M] -add_delay -max 1.0 [get_ports {data_out[7]}}
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[6]}}
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[5]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[4]}]
set output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[3]}] set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[2]}]
set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[1]}} set_output_delay -clock [get_clocks CLK_100M] -add_delay -max 1.0 [get_ports {data_out[0]}} set_wire_load_mode "enclosed"
set_dont_use [get_lib_cells tsmc18/RF1R1WX2]
set_dont_use [get_lib_cells tsmc18/RF2R1WX2]
set dont use [get lib cells tsmc18/RFRDX1]
set_dont_use [get_lib_cells tsmc18/RFRDX2]
set_dont_use [get_lib_cells tsmc18/RFRDX4]
set_dont_use [get_lib_cells tsmc18/TIEHI]
set_dont_use [get_lib_cells tsmc18/TIEL0]
set_clock_uncertainty -setup 0.01 [get_ports clk] set_clock_uncertainty -hold 0.01 [get_ports clk]
```

c) multiplier\_sdf\_created file

#### **Synthesis effort: Medium**

d) multiplier\_timing\_created file

### **Synthesis effort: Medium**

Pin	Тур	e	Fanout	Load			Arrival (ps)	
							(ps)	
clock CLK_100M)		launch						
uut1								
P								
dout_reg[0]/CK				_		100		
dout_reg[0]/Q		DFFHQX:	1.	4	14.3	158	+342	
P/dout[0]								
AD/in2[0]								
add_5_11/B[0]								
g383/A				_			+0	
g383/Y		AND2X2		2	9.3	3 74		
g380/CI		ADDEVA		1	6.2	142	+0 +312	
g380/C0		ADDFX1		1	0.2	142	+312	
g379/CI g379/C0		ADDFX1		1	6.2	142		
g378/CI		ADDIAL		-	0.2	142	+9	
g378/C0		ADDFX1		1	6.2	142		
g377/CI		ADDIAL		-	0.2	. 142	+9	
g377/C0		ADDFX1		1	6.2	142		
g376/CI		ADD! AL		-	0		+0	
g376/C0		ADDFX1		1	6.2	142		
g375/CI				_			+0	
g375/C0		ADDFX1		1	6.2	142	+330	
g374/CI				_			+0	
g374/C0		ADDFX1		1	6.2	142		
g373/CI							+0	
g373/C0		ADDFX1		1	6.2	142	+330	
g372/CI							+0	
g372/C0		ADDFX1		1	6.2	142	+330	
g371/CI							+0	
g371/C0		ADDFX1		1	6.2	142	+330	
g370/CI							+0	
g370/C0		ADDFX1		1	6.2	142	+330	
g369/CI							+0	
g369/C0		ADDFX1		1	6.2	142		
g368/CI							+0	
g368/C0		ADDFX1		1	6.2	142		
g367/CI							+0	
g367/C0		ADDFX1		2	6.8	146		
g366/A1N							+0	
g366/Y		OAI2BB2	2X1	1	4.3	114	+220	
add_5_11/Z[15]								
AD/out[15]								
P/din[15]							- 0	
g80/B0		*******					+0	
g80/Y		A0122X	L	1	4.3	269		
g64/A		NOROXX			2 .	220	+0	
g64/Y		NOR2X1		1	2.1	330	+63	
dout reg[15]/D	<<<	DEFRUX.					+0	

Area mode: tim:	ing library						
Pin	Type	Fanout	Load	Slew	Delay	Arrival	
			(fF)	(ps)	(ps)	(ps)	
clock CLK 100M)	launch					Θ	R
ut1 P dout reg[0]/CK				100		Θ	R
ut1 P dout reg[0]/Q	DFFHQX1	4	13.9	155			
ut1 AD add 5 11 g383/A					+0		
ut1 AD add 5 11 g383/Y	AND2X2	2	9.3	74			F
ut1 AD add 5 11 g380/CI	THEFT	_	3.5	, ,	+0		•
ut1 AD add 5 11 g380/C0	ADDFX1	1	6.2	142	+312		F
ut1 AD add 5 11 g379/CI	NOO! AL		0.2	142	+0		
ut1 AD add 5 11 q379/C0	ADDFX1	1	6.2	142	+330		E
ut1 AD add 5 11 g379/C0	MUDITAL	1	0.2	142	+330		
ut1_AD_add_5_11_g378/C1 ut1_AD_add_5_11_g378/C0	ADDFX1	1	6.2	142	+330		_
	MUULXI	1	0.2	142			r
ut1_AD_add_5_11_g377/CI	ADDEVI	-		142	+0		_
ut1_AD_add_5_11_g377/C0	ADDFX1	1	6.2	142	+330		r
ut1_AD_add_5_11_g376/CI	ADDEVA				+0		_
ut1_AD_add_5_11_g376/C0	ADDFX1	1	6.2	142	+330		r
ut1_AD_add_5_11_g375/CI		_			+0		_
ut1_AD_add_5_11_g375/C0	ADDFX1	1	6.2	142	+330		F
ut1_AD_add_5_11_g374/CI					+0		_
ut1_AD_add_5_11_g374/C0	ADDFX1	1	6.2	142	+330		F
ut1_AD_add_5_11_g373/CI					+0		
ut1_AD_add_5_11_g373/C0	ADDFX1	1	6.2	142	+330		F
ut1_AD_add_5_11_g372/CI					+0		
ut1_AD_add_5_11_g372/C0	ADDFX1	1	6.2	142	+330	3476	F
ut1 AD add 5 11 g371/CI					+0	3476	
ut1 AD add 5 11 g371/C0	ADDFX1	1	6.2	142	+330	3806	F
ut1 AD add 5 11 g370/CI					+0	3806	
ut1 AD add 5 11 g370/C0	ADDFX1	1	6.2	142	+330	4136	F
ut1 AD add 5 11 q369/CI					+0		
ut1 AD add 5 11 g369/C0	ADDFX1	1	6.2	142	+330		F
ut1 AD add 5 11 g368/CI		_			+0		-
ut1 AD add 5 11 g368/C0	ADDFX1	1	6.2	142	+330		F
ut1 AD add 5 11 g367/CI					+0		-
ut1 AD add 5 11 g367/C0	ADDFX1	2	6.8	146	+334	5130	F
ut1 AD add 5 11 g366/A1N	7,001,711	_	0.0	240	+0		-
ut1 AD add 5 11 g366/Y	OAI2BB2X1	1	4.7	117	+222	5352	E
1930/A0	OMIZUBZKI	1	4.7	11/	+222		
	A0T22V1	1	4.3	261	+154		D
1930/Y	A0I22X1	1	4.3	201			rv.
1910/A	NODOVI		- 1	346	+0		_
1910/Y	NOR2X1	1	2.1	146	+63		r
	DFFHQX1			300	+0		
ut1_P_dout_reg[15]/CK	setup			100	+335	5905	ĸ


e) multiplier\_area\_created file

#### **Synthesis effort: Medium**

▼ multiplier\_area\_created.rep (~/Desktop/ASIC\_22MVD1003\_KRANTHI/MULTIPLIER) - gedit


<u>F</u> ile <u>E</u> dit <u>V</u> iev	v <u>S</u> earch <u>T</u> ools <u>D</u>	ocuments <u>H</u> el	р			
multiplier_are	ea_created.rep 💥					
	n: Apr TOP library: tsmc onditions: slow de: encl	(balanced_tr	3:35 pm	.===== 1 17.21-s010	9_1	
Instance	Module	Cell Count	Cell Area	Net Area	Total Area	Wireload
ТОР		165	5934.298	0.000	5934.298	<none> (D)</none>
uut1	MUL datapath	152	5628.269	0.000	5628.269	<none> (D)</none>
В	CNTR	48	1536.797	0.000	1536.797	<none> (D)</none>
P	PIPO2	49	1283.990	0.000	1283.990	<none> (D)</none>
Α	PIP01	16	1064.448	0.000	1064.448	<none> (D)</none>
AD	AD ADD		1057.795	0.000	1057.795	<none> (D)</none>
add 5 11 add unsigned 32		18	1057.795	0.000	1057.795	<none> (D)</none>
COMP			99.792	0.000	99.792	<none> (D)</none>
uut2	controller	13	306.029	0.000	306.029	<none> (D)</none>

<sup>(</sup>D) = wireload is default in technology library




f) multiplier\_power\_created file

#### Synthesis effort: Medium



g) multiplier\_gates\_created file

#### **Synthesis effort: Medium**



	gates_create			
Area mode			library	
		Area	Library	
DFX1	3.4	977.962	t-m-10	
ND2X2	1.4	39.917 19.958 146.362 26.611 316.008	tsmc18	
ND4X2	í	19.958	tsmc18	
0121X1	11	146.362	tsmc18	
DI21XL	2	26.611	tsmc18	
0I22X1	19	316.008	tsmc18	
DI22XL	2	33.264 16.632 16.632	tsmc18	
DI2BB1X1	ī	16.632	tsmc18	
DI2BB1XL	ī	16.632	tsmc18	
FFHQX1	24	1277.338	tsmc18	
FFTRX1	1	56.549	tsmc18	
FFX1	10	10.032 1277.338 56.549 565.488 13.306	tsmc18	
WX1	2	565.488 13.306 26.611 26.611 13.306 9.979 39.917 16.632 13.306 53.222 13.306 189.605 29.938 26.611 79.834 133.056	tsmc18	
WXL	4	26.611	tsmc18	
AND2BX1	2	26.611	tsmc18	
AND2BXL	1	13.306	tsmc18	
AND2X1	1	9.979	tsmc18	
AND2XL	4	39.917	tsmc18	
AND3BX1	1	16.632	tsmc18	
AND3X1	1	13.306	tsmc18	
DR2BX1	4	53.222	tsmc18	
DR2BXL	1	13.306	tsmc18	
DR2X1	19	189.605	tsmc18	
DR2XL	3	29.938	tsmc18	
DR3X1	2	26.611	tsmc18	
DR4X1	4	79.834	tsmc18	
AI21XL	10	133.056	tsmc18	
AI221XL	4	133.056 93.139 66.528 116.424	tsmc18	
AI2BB1X1	4	66.528	tsmc18	
AI2BB1XL	7	116.424	tsmc18	
AI2BB2X1	1	23.285 26.611 1064.448	tsmc18	
R2X2	2	26.611	tsmc18	
DFFHQX1	16	1064.448	tsmc18	
LATX1		585.446	tsmc18	
NOR2X1	1	26.611	tsmc18	
	300	6100 453		
otal	199	6180.451		
Tune	Tostan	coc Area	Area &	
Type	instan	ces Area	Area %	
equential		67 3549.26	0 57 4	
nverter		6 39.91		
naic		126 2501 26		
hysical co	lls	0 0 00	0 0.0	
iysicat_ce				
		199 6180.45		

h) multiplier\_quality\_created file

**Synthesis effort: Medium** 

```
multiplier_quality_created.rep 💥
______
 Generated by: Genus(TM) Synthesis Solution 17.21-s010_1
Generated on: Apr 18 2023 04:13:35 pm
Module: TOP
Technology library: tsmc18 1.0
Operating conditions: slow (balanced_tree)
  Wireload mode: enclosed
  Area mode:
                          timing library
______
Timing
 Clock Period
CLK 100M 10000.0
 Cost Critical Violating
Group Path Slack TNS Paths
CLK_100M 3998.0 0.0 default No paths 0.0
-----
Total
                      0.0
Instance Count
Lear Instance Count
Physical Instance count
Sequential Instance Count
                                165
Combinational Instance Count 98
Hierarchical Instance Count
Area
Cell Area
                                    5934.298
Physical Cell Area
                                    0.000
                                   5934.298
Total Cell Area (Cell+Physical)
Net Area
Total Area (Cell+Physical+Net)
Max Fanout
                                    51 (clk)
Min Fanout
                                     1 (done)
Average Fanout
                                    2.5
                                    3.3700
Terms to net ratio
Terms to instance ratio
                                    4.0848
Runtime
                                    16.685785 seconds
Elapsed Runtime
                                    211 seconds
Genus peak memory usage
Innovus peak memory usage
                                    711.45
                                  no value
                                    cad200
Hostname
```

```
▼ multiplier_quality_created.rep (~/Desktop/ASIC_22MVD1003_KRANTHI/MULTIPLIER) - ged
File Edit View Search Tools Documents Help
multiplier_quality_created.rep 💥
______
  Generated by:
Generated on:
Generated on:
Module:
TOP
Technology library:
Operating conditions:
Wireload mode:
Area mode:
Genus(TM) Synthesis Solution 17.21-s010_1
Apr 18 2023 03:51:48 pm
TOP
tsmc18 1.0
Slow (balanced_tree)
enclosed
timing library
______
Timing
 Clock Period
 . . . . . . . . . . . . . . . . . .
CLK_100M 10000.0
  Cost Critical Violating
 Group Path Slack TNS Paths
CLK_100M 4084.8 0.0 0
default No paths 0.0
Total
                       0.0 0
Instance Count
. . . . . . . . . . . . . .
Leaf Instance Count 199
Physical Instance count 0
Sequential Instance Count 67
Combinational Instance Count 132
Hierarchical Instance Count
Area
Cell Area
                                      6180.451
                                     0.000
Physical Cell Area
Total Cell Area (Cell+Physical) 6180.451
Net Area
                                      0.000
Total Area (Cell+Physical+Net) 6180.451
Max Fanout
                                      51 (clk)
                                     1 (uut1 B n 154)
Min Fanout
Average Fanout 2.3
Terms to net ratio 3.2438
Terms to instance ratio 3.9447
Average Fanout
                                     2.3
                                     12.54806299999999 seconds
Runtime
Elapsed Runtime
Genus peak memory usage 701.72
Innovus peak memory usage no_value
Hostname
                                      cad200
```

#### Inference:

**Synthesis effort: Medium** 

A total of 165 leaf instance count (98 Combinational and 67 Sequential) is present in the gate level netlist with total area of 5934.298, total power of 820333.666nW.

Synthesis effort: High

A total of 199 leaf instance count (132 Combinational and 67 Sequential) is present in the gate level netlist with total area of 6180.451, total power of 833764.730nW.

**Result:** Hence a multiplier by repeated addition using Datapath and Control path logic is synthesized and the gate level netlist with timing, area and power report has been generated.