Course Code	Course Title				Р	С					
BECE406E	FPGA Based System Design		2	0	2	3					
Pre-requisite		Syllabus version			on						
•	·			1.0							
Course Objectiv	ves										
Understand FPGA Architecture and technologies											
2. Modeling of complex digital sub-systems											
Implement	tation of complex FPGA applications in real worl	d sce	ena	rio							
Course Outcom											
	d of the course, students will be able to										
Understand architectures of programmable logic devices											
2. Understand various abstraction level in Verilog HDL											
3. Construct high speed arithmetic and memory circuits											
4. Analyze the synthesis and timing constraints/reports											
5. Design the system using soft core processors											
6. Develop the FPGA based system for various applications in signal processing7. Develop and prototype digital systems using FPGA											
7. Develop a	and prototype digital systems using it on										
Module:1 Prod	grammable Logic Devices			4	hou	ıre					
	ammable Logic Devices: PLA, PAL, CPLD - FP	GA A	\rch								
Programming Technologies-Chip I/O- Programmable Logic Blocks- Fabric and											
Architecture of F			·	G.D.							
Module:2 HDL	Fundamentals			3	hou	ırs					
Verilog Behavi	oral, Data Flow and Structural Modeling,	Use	ful	Мс	del	ing					
Techniques.	-										
Module:3 Imp	lementation of Arithmetic system			5	hou	ırs					
	ts: High Speed Adders, Carry look-ahead adder,		y s	ave							
	nal Sum adders, Sequential and Parallel Multipli	ers									
	l and memory modelling				hou						
	d Asynchronous FIFO – Single port and Dual po										
	odeling of Sequence detector - Serial adder - Ve	<u>nding</u>	g m								
	thesis and Timing Analysis				hou						
-	nization of Speed: Introduction, Strategies for Tin	ning I	mp	rov	eme	ent;					
	Area, Optimization of power										
Module:6 SoC					hou						
	ardware – software codesign, Introduction to Qsys										
•	II Software Build Tools for Eclipse, Incorporate of	custor	m p	erip	her	als					
	to an embedded system.				<u> </u>						
	GA Applications				hou						
•	em design using FPGAs, DSP using FPGAs, Dyr										
•	reconfigurable systems, application case stud										
Altera boards.	exercises of combinational, sequential and DSP	KEIII	CIS	UII.	VIIIL	IX /					
Aiteia poaius.											

Total Lecture hours:

Module:8 | Contemporary Issues

Text Book(s)

2 hours

30 hours

 Michael D Ciletti, Advanced Digital Design with the Verilog HDL, Prentice Hall, Second Edition, 2017.

Reference Books

- 1. Charles H Roth Jr, Lizy Kurian John and ByeongKil Lee Digital Systems Design using Verilog, Cengage Learning, First Edition, 2016.
- 2. Wayne Wolf, FPGA Based System Design, Prentices Hall Modern Semiconductor Design Series, 2011.
- 3. Ming-Bo Lin, Digital Systems Design and Practice: Using Verilog HDL and FPGAs, Create Space Independent Publishing Platform, Second Edition, 2015.

Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test

Indicative Experiments								
1.	Design of adders and Multipliers							
2.	6 hours							
Design of Memory circuits					6 hours			
4.	6 hours							
5.	5. System design using Qsys							
	30 hours							
Mode of assessment: Continuous assessment and FAT								
Recommended by Board of Studies 28-02-2023								
App	proved by Academic Council	No. 69	Date	16-03-2023				