
- · Combinational and Sequential Circuits
 - In a combinational circuit, the outputs depend only on the applied input values and not on the past history.
 - In a sequential circuit, the outputs depend not only on the applied input values but also on the internal state.
 - . The internal states also change with time.
 - · The number of states is finite, and hence a sequential circuit is also referred to as a finite State Machine (FSM).
- . Most of the practical circuits are sequential in nature.

Finite State Marchine (FSM)

- · A FSM can be prepresented either in the form of a state state table on in the form of a state transition diagram.
- Variations exists, eg. Algorithmic State Machine (ASM) chant. · Example:
 - A circuit to detect 3 or more 1's in a serial bit stream.
 - The bits are applied serially in synchronism with a clock.
 - The outputs will become I whenever it detects 3 on more consecutive I's in the stream.

STATE TABLE								
Reset	PS	Input	NS	output				
1	-	_	A	0				
0	A	0	A	0				
0	A	1	B	0				
0	B	0	A	0				
0	8	1	C	0				
0	c	0	A	0				
0	C	1	D	1				
0	0	0	A	0				
0	D	ı	D	1				
			THE RESERVE TO SERVE					




MEALY AND MOORE FSM TYPES


(3)

. A deterministic FSM can be mathematically defines as 5-hiple $(\Xi, \Gamma, S, So, S, W)$

ushere Σ is the set of input combinations, Γ is the set of output combinations, S is a finite set of states, S is belongs to S, called as the initial state, S is the state transpition function, W is the output function.


- · Here, 8:5 x 2 -> 5 s conterior product
 - Present state (PS) and present input determines the next state (NS).
- · for Mealy machine, w: ≤ x ≥ → 1 (output depends on state + inputs)
- · For Moore machine, w: S > r (output depends only on the state)






EXAMPLE-1

- · There are three lamps, RED, GREEN and YELLOW, that should glow cyclically with a fixed time interval (say, Isecond).
- · Some observations:
 - The FSM will have three states, corresponding to the glowing state of the lamps.
 - The input set is null; state transition will occur whenever clock signal comes.
 - This is a Moore Machine, since the lamp that will glow only depends on the state and not on the inputs (here mill).





module cyclic-lamp (clock, light); input clock; output reg [0:2] light; parameter so = 0, s1 = 1, s2 = 2; parameter RED = 36'100, GREEN = 3'6010, YELLOW = 3'6001; reg [0:1] state; always Elposedge clock) case (state) 1150 means RED So: begin

light & GREEN; state & S1; S1: begin 1/51 means GREEN light & YELLOW; state \$ 52;

52: begin light & RED; state & so;

.. SO → RED OI SI -> GREEN 1052 - YELLOW RGY

```
(4)
        defoudt: begin
                     light & RED;
                      State & SO;
          endcase
     endmodule
Testbench
module test-cyclic-lamp;
      reg cik;
      wire [0.2]
                 light;
      Cyclic-lamp LAMP (clock, light);
      always #5 clk = ~ clk;
      initial
                                                      RGY: XXX
          begin
                                                   5 RGY: 100
             ex =1'bo;
                                                      RGY: 010
             # 100 $ finish;
                                                      RGY: 001
         end
                                                  35 RGY: 100
      initial
                                                  45 RGY: 010
         begin
              $ dumpfile ("cyclic.vcd");
                                                   55 RGY: 001
              $ dumpvars (0, test_upclic_lamp);
                                                  65 RGY: 100
                                                  75 RGY: 010
              $ monitor ($time, "RGY? %b", eight);
                                                   85 RGY: 001
                                                  95 RGY : 100
 endmodule
· Some comments on the solution:
     - The synthesis tool will generate five flipflops - 2 for state,
     - The three output lines are also getting stored in flipplops.
            · We have used non-blocking assignment triggered by
              clock edge.
       But actually we do not need separate flipflops for the outputs, as the outputs can be directly generated from the state.
     - How to achieve this?
           · Modify the Verilog code such that all assignments to light
```

```
is made in a separate " always" block.
   . Use blocking assignment triggered by state change, and
    not by clock.
module cyclic - lamp (clock, light);
    input clock;
    output neg [0:2] light;
    parameter 50=0, 51=1, 52=2;
    perameter RED = 3'b100, GREEN = 3'b010, YELLOW = 3'b001;
    Treg [0:1] state;
    always @ (posedge clock)
        case (state)
           50: state 4 51;
           51: state = 52;
           52: state = 50;
           default: State ( 50;
       and case
   always @ (state)
       case (state)
           so: light = RED;
                                     as the outputs
           SI: light = GREEN;
           52: light = TELLOW;
```

default : light = RED;

endcase

endmodule

_	The synthesis tool will be
	generating only 2 flepflaps
	corresponding to the birst clock-
	triggered "always" block.

- The second "always" block will be generating a combinational circuit that takes state as input and produces light

State		light			
511	50	RI	4	Y_	
0	0	ι	0	0	
0	1	0	1	0	
-1	10	0	0	41	
1	11	×	×	1 ×	


Logic expression after minimization is: R = 50. 51 G = 50 Y = 51


Example - 2

· Design of a serial parity detector.

- A continuous stream of sits is fed to a circuit in synchronous with a clock The circuit will be generating a bit stream as output, where a o will indicate "even number of 1's seen so bon' and a 1 will indicate " add number of 1's seen so for".

- Also a Moore Machine





module parity-gen (x, clk, z); input x, clk; output neg 2; reg even - odd; // The machine state parameter EVEN = 0, ODD = 1;

always @ (posedge clk) case (even-odd)

EYEN: begin

Ze x?1:0;

even - odd = x ? ODD : EVEN;

opp: begin

₹ × ? 0:1;

even-odd = x ? EYEN: ODD;

default: even-odd & EVEN;

end case end modale


This design will cause

the synthesis tool to

generate a latch for

the output "even-add".

```
(1)
 Testbench
 module test-parity;
    nog elk, x;
    wine 2;
    parity-gen PAR(x, clk, Z);
    initial
       begin
          $ dumpfile ( ce parity · red"); $ dumprans (0, testparity);
       clk = 1'bo;
    always #5 clk = ~ clk;
    initial
      begin
          #2 ス=0; #10 ス=1; #10ス=1; #10 ス=1;
       #10 x=0; #10 x=1; #10x=1; #10 x=0;
       # 10 2=0; # 10 2=1; #10 2=1; #10 2=0;
             $ finish
       #10
endmodule
cik
                                    25
                            . 20 .
                                            (32)
```



(8)

Design of a sequence detector

- A circuit accepts a serial bit stream "x" as input and produces a serial bit stream "z" as output.
- Whenever the bit pattern "0110" appears in the input stream, it outputs Z=1; at all other times, Z=0.
- Overlapping occurrences of the pattern are also detected.
- This is a Mealy machine


x: 01101 10

Z: 0001001

- Example: x -> 0 1 01 01 10010010110 1 110

clock peset

The inpute bits "x" are applied in synchronism with the clock.



```
# Sequence detector for pattern "0110"
module seq-detector (x, clk, neset, z);
    input x, clk, reset;
    output neg Z;
                50=0; 51=1, 52=2, 53=3;
     parameter
     reg [0:1] PS, NS;
    always @ (posedge clk or posedge reset)
        if (neset)
            PS = 50;
         else
                                       Next state
             PS & NS;
    always @ (PS, x)
        case (PS)
             so: begin
                  Z = x?0:0;
                  NS = x ? 50: 51;
                end
            S1: begin
                                     Tost bench
                   Z=x?0:0;
                                     module test-requence;
                                        Reg clk, x, reset; wire =;
                   NS = 2 ? S2: S1;
                                        requidetector SEQ (21, clk, ruset, 2); initial
               end
           52: begin
                                             $ dumpfile ("sequence.vcd");
                   Z=x?0:0;
                                          begin
                                             $ dumprars (o, test_ sequence);
                  NS = x ? 53:51;
                                             CIK = 1'bo; 9eset = 1'b1;
               end
                                            #15 greset = 1'b0;
           53: begin
                  Z= x ? 0:1;
                                       always #5 clk = ~clk;
                  NS = x ? 50: 51;
                                      initial
                                        begin
                                         #12 7=0;#10 7=0;#10 7=1;#10 大き
      endcase
end module
                                 #10 x=0; #10 x=1; #10 x=1; #10 x=0;
                                #10 x=0; #10 x=1; #10 x=1; #10 x=0;
                               #10 $finish;
                           end
                       end module
```



Example 4 (Homework)

· Design a sequence detector for the bit pattern "101010".

- Work out the state diagram in a similar way.

- Then code the state diagram in Verilog.

Serial Adder:


A: 0 1 1 0

B: 0 0 1 0

5:0 1000

State: CARRY (1 bit)

0 1 0



10 1 1

