Design the following using Verilog and use Cadence® NCLaunch for compilation and simulation:

1. 4-bit Up-Counter
2. 1-bit Half Adder
3. 1-bit Full Adder using 1-bit Half Adders
4. S-R Flip Flop
5. D Flip Flop using S-R Flip Flop