
Outline

- ☐ Introduction to Logic
- ☐ Logic Gates
 - OR
 - AND
 - NOT
 - EX-OR/XOR
 - NOR
 - NAND
- Universal Gates
- ☐ Solved Examples and Exercises

APPLICATIONS OF LOGIC GATES



Microprocessors







Digital Data
Transmission
and Internet





Introduction to Logic

- **Digital logic** circuits use predefined **voltage levels** to represent the binary states e.g. '1' is represented by **high**, say 5 V and '0' is represented by **low**, say 0 V.
- As long as the variation in the voltage levels is not sufficient to change the binary state, the transmitted information is preserved (more **immune to noise** than analog representation).
- A **logic circuit** is one that behaves like a voltage-controlled **switch**, i.e. a two-position device with **ON** and **OFF** states
- This is termed a **binary device**, in which the **ON** state is represented by '1' and the **OFF** state by '0'

BOOLEAN LOGIC

- Named after English mathematician George Boole (1815 1864)
- Boolean algebra uses symbols to represent a logical expression that has one of **two possible values**: **True/False** (1/0; ON/OFF; High/Low)
- The main purpose of these logical expressions is to describe the relationship between a logic circuit's output (the decision) and its inputs (the circumstances), both of which are binary values.
- Boolean **constants** and **variables** are allowed to have only two possible values, **0 or 1**
- A Boolean variable is a quantity that may, at different times, be equal to either 0 or 1

BOOLEAN LOGIC

- Boolean **0** and **1** do not represent actual numbers but instead represent the state of a voltage variable, or what is called its "logic level"
- A voltage in a digital circuit is said to be at the logic **0 level** or the logic **1 level**, depending on its actual numerical value (e.g. **low** or **high**)
- The **inputs** are considered **logic variables** whose logic **levels** at any time **determine** the **output levels**
- We use **letter symbols** to represent **logic variables**. For example, the letter A might represent a certain digital circuit input or output, and at any time either A = 0 or A = 1

LOGIC GATES

- Logic gates are the most basic logic circuits
- These are the **fundamental building blocks** from which all other logic circuits and digital systems are constructed
- In Boolean algebra there are only three basic operations:
 OR, AND, and NOT, called logic operations
- Logic gates can be constructed from diodes, transistors, and resistors connected so that the circuit output is the result of a basic logic operation (OR, AND, NOT) performed on the inputs.

Logic Gates

Classification of Gates

Basic Gates

- 1. OR Gate
- 2. AND Gate
- 3. NOT (Invertor) Gate

Universal Gates

- 1. NAND Gate
- 2. NOR Gate

Special Purpose

- 1. EX-OR Gate
- 2. EX-NOR Gate

Boolean Algebra and Logic Gates


- Boolean Algebra and Logic Gates is an algebra developed by George Boole to argue the truth and falsity of statements
- Boolean Algebra and Logic Gates now serves as the mathematical basis for designing and building electronic circuits for computing devices
- Boolean Algebra and Logic Gates: The fundamental building blocks are logic gate circuits

- Two logic inputs, A and B, are combined using the OR operation (denoted by '+' symbol) to produce the output x (x, A, B are bits).
- A truth table is a means for describing how a logic circuit's output depends on the logic levels present at the circuit's inputs

OR

| Α | В | x = A + B |
|---|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |
| | | |

Truth Table




- Example: **The bus will go to A or B**. The success (truth) of the bus going to one or other can be represented by x; thus 'x' occurs when the bus goes to **either A or B or both** (it might travel through A to get to B or vice versa)
- The Boolean expression for the OR operation is $\mathbf{x} = \mathbf{A} + \mathbf{B}$
- The **positive** (+) **sign** is **not** the **additive** function, but means OR in logic

$$x = A OR B$$

| A B | x = A + B |
|-----|------------------|
| 0 0 | 0 |
| 0 1 | 1 |
| 1 0 | 1 |
| 1 1 | 1 |
| 0 1 | 0 1 1 1 |


- In an electrical circuit, **OR** operation is equivalent to **two switches in parallel**
- The lamp F lights (F = 1) when either switch or both switches are closed (closed switch is represented by logic level 1)

- If no (zero) voltage (logic level 0) is applied to both inputs then the output voltage V_0 is also zero (logic level 0) (both diodes are reverse biased i.e. open circuit)
- If, however, a positive voltage of, say, 5 V (logic level 1) is applied to either one or both inputs then at least one diode turns on (forward biased), and the output voltage is also ~5 V




If no (zero) voltage (logic level 0) is applied to both inputs A and B then the output voltage $V_{\rm o}$ is also zero (logic level 0) (both transistors are in cutoff i.e. open circuit)

If, however, a positive voltage of, say, 5 V (logic level 1) is applied to either one or both inputs then at least one transistor turns on (saturation mode), and the output voltage *C* is also ~5 V (logic level 1)



For three inputs, the OR-gate circuit symbol, and corresponding truth table is given below. The Boolean expression is x = A + B + C



| Α | В | С | X = A + B + C |
|---|---|---|---------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

- Two logic inputs, A and B, are combined using the AND operation (denoted by '.' symbol) to produce the output x (x, A, B are bits)
- The table shows that x is a logic 1 only when both A and B are at logic 1

AND

| | Α | В | | $x = A \cdot B$ | |
|-------------|---|-------|----------------|-----------------|----------|
| | 0 | 0 | | 0 | A |
| | 0 | 1 | | 0 | X = AB |
| | 1 | 0 | | 0 | B • |
| | 1 | 1 | | 1 | AND gate |
| Truth Table | | Table | Circuit Symbol | | |


- Example: The bus goes to A and B. The success (truth) of the bus going to both places can be represented by x; thus 'x' occurs only when the bus goes to both A and B
- The Boolean expression for the AND operation is $\mathbf{F} = \mathbf{A} \cdot \mathbf{B}$
- The **period** (.) **sign** is **not** the **multiplicative** function, but means AND in logic

F = A AND B

| Α | В | $x = A \cdot B$ |
|---|---|-----------------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


- In an electric circuit, **AND** operation is equivalent to **two switches in series**
- The lamp \mathbf{F} lights (i.e. F = 1) only when both switches are closed (closed switch is represented by logic level 1)

i.e. $\mathbf{F} = \mathbf{A} \cdot \mathbf{B}$



- If zero voltage (logic level 0) is applied to either A or B or both, then that respective diode(s) is forward-biased (i.e. short-circuit), resulting in the output voltage becoming zero (logic level 0).
- If 10 V (logic level 1) is applied to both A and B then the both diodes are reverse-biased (i.e. open-circuit) and the output voltage rises to the 10 V (logic level 1) supply.

Diode-based AND-gate circuit $A \circ H \longrightarrow F$




If no (zero) voltage (logic level 0) is applied to either input A or B or both, then the output voltage V_0 is also zero (logic level 0) (at least one transistor is in cutoff i.e. open circuit so no current flows)


If, however, a positive voltage of, say, 5 V (logic level 1) is applied to both inputs then both transistors turn on (saturation mode), and the output voltage C is also \sim 5 V (logic level 1)

For three inputs, the AND-gate circuit symbol and the truth table is given below. The Boolean expression is $x = A \cdot B \cdot C$

| Α | В | О | x = ABC |
|---|---|---|---------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |




- The **NOT** operation is unlike the OR and AND operations because it is performed on a **single input** variable
- If the variable A is subjected to the NOT operation (also called inversion or complementation), the result x is expressed as $x = \overline{A}$ or x = A'



"EX-OR/XOR" LOGIC GATE

- Two logic inputs, $\bf A$ and $\bf B$, are combined using the Exclusive-OR (EXOR or simply XOR) operation (denoted by symbol \oplus) to produce the output $\bf F$
- The truth table shows that \mathbf{F} is a logic 1 only when \mathbf{A} and \mathbf{B} are different



"EX-OR/XOR" LOGIC GATE

- Example: The bus goes to either A or B but not to both. The success (truth) of the bus going to one or other can be represented by F; thus 'F' occurs when the bus goes only to A (and not B) or only to B (and not A)
- The Boolean expression for the EX-OR operation is


$$\mathbf{F} = \mathbf{A} \oplus \mathbf{B} = (\mathbf{A} \cdot \mathbf{B}) + (\mathbf{A} \cdot \mathbf{B})$$

(in terms of the fundamental gates OR, AND, NOT)


| A | В | F |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| | | |

"EX-OR/XOR" LOGIC GATE


- The **XOR** operator is typically represented in an electric circuit by the **two-way switching** associated with a stair light
- The lamp F lights (i.e. F = 1) only when one of the switches is ON (1) AND the other is OFF (0) i.e. $F = A \oplus B = (A \cdot B) + (A \cdot B)$



- NOR gate operates like an OR-gate followed by an Inverter (NOT gate)
- The NOR-gate output $(x = \overline{A} + \overline{B})$ is the exact inverse of the OR-gate outpu



- NAND-gate operates like an AND-gate followed by an Inverter (NOT gate)
- The NAND-gate output $(x = \overline{A}, \overline{B})$ is the exact inverse of the AND-gate



OPERATOR PRECEDENCE

• If an expression contains both AND and OR operations, the AND operations are performed first, unless there are parentheses in the expression, in which case the operation inside the parentheses is to be performed first

• Example: $F = A \cdot B + C$


First AND operation is performed between A and B

The result of above operation is then ORed with C

Universal Gates: NAND/NOR


- All Boolean expressions consist of various combinations of the basic operations of OR, AND, and NOT (or INVERT).
- Any expression can be implemented using combinations of OR gates, AND gates, and INVERTERs (NOT gates).
- NAND and NOR gates, in the proper combination, can be used to perform each of the Boolean operations OR, AND, and INVERT (NOT)
- Thus, it is possible to implement any logic expression using NAND or only NOR gates and no other type of gate
- Thus, NAND and NOR gates are called "universal gates"
- Easier/simpler to standardize by using a single type of gate. However, the number of gates that need to be used increases.

NOT OPERATION USING NAND GATE




AND OPERATION USING NAND GATES

Two NAND gates are required to perform the operation of one AND gate




OR OPERATION USING NAND GATES

Three NAND gates are required to perform the operation of one OR gate




NOT OPERATION USING NOR GATE




AND OPERATION USING NOR GATES

Three NOR gates are required to perform the operation of one AND gate



OR OPERATION USING NOR GATES

Two NOR gates are required to perform the operation of one OR gate



IC Technology-Terms

Datasheet

A printed specification giving details of the pin configuration, electrical properties, and mechanical profile of an electronic device.

Design Specifications


A detailed description, especially one providing information needed to make, build, or produce something.

Libraries


a collections of descriptions of commonly used hardware circuits that can be used as modules in a design file

Logic Gates IC

| Device | Туре | Description |
|--|--|--|
| 4011B 4093B 74LS00 74HC00 74LS132 74HC132 | CMOS CMOS LS TTL CMOS LS TTL CMOS | Quad 2-input NAND gate Quad 2-input Schmitt NAND gate Quad 2-input NAND gate Quad 2-input NAND gate Quad 2-input Schmitt NAND gate Quad 2-input Schmitt NAND gate Quad 2-input Schmitt NAND gate |
| 74LS10 | LS TTL | Triple 3-input NAND gate |
| 4023B | CMOS | Triple 3-input NAND gate |
| 74LS20 | LSTLL | Dual 4-input NAND gate |
| 4012B | CMOS | Dual 4-input NAND gate |
| 74LS30 | LS TTL | 8-input NAND gate |
| 4068B | CMOS | 8-input NAND gate |
| 74HC133 | смоѕ | 13-input NAND gate |




Functional diagram of the 74LS00 or 74HC00 quad two-input NAND gate IC.




Basic method of disabling unwanted TTL NAND gate inputs

TinkerCAD-Explore NAND gate (Hardware)



TinkerCAD-Explore NOR gate (Hardware + Software library)



```
1 // C++ code
2 //
3 void setup()
4 {
5   int LED=2;
6   int switch_1=3;
7   int switch_2=4;
8   pinMode(LED_BUILTIN, OUTPUT);
9   pinMode(LED,OUTPUT);
10   pinMode(switch_1,INPUT);
11   pinMode(switch_2,INPUT);
12
13 }
```

```
void loop()
{
   int LED=2;
   int switch_1=3;
   int switch_2=4;

   if (!digitalRead(switch_1) & !digitalRead(switch_2)) {
      digitalWrite(LED, HIGH);
   }
   else {
      digitalWrite(LED, LOW);
   }
}
```


1. Write the Boolean expression for a 3-input NAND gate.

Sol. The output Y of the NAND gate with inputs A, B, and C is Y = A.B.C

2. Which logic gate generates a HIGH output when an odd number of inputs are HIGH?

Sol. Exclusive-OR gate (EX-OR/XOR Gate)

3. For the given input signals A, B, C, sketch the output for an OR gate.



The output X = A + B + C is high when any of the inputs is high.

4.How many different sets of input conditions will produce a HIGH output from a five-input OR gate?

Sol. The total number of sets of input conditions are $2^5 = 32$. The output is low only when all the inputs are low. This happens in only one case. Therefore, 31 different sets of input conditions will produce a HIGH output.

5. Write the Boolean expression for a 4-input XOR gate.

Sol. The output Y of the XOR gate with inputs A, B, C and D is

$$Y = A \oplus B \oplus C \oplus D$$

6. For the given expression, draw the corresponding logic circuit, using AND, OR and NOT gates.


$$x = \overline{A.B(C+D)}$$

Sol.


A
B
C
D

7. For the given expression, draw the corresponding logic circuit, using AND, OR and NOT gates.

$$z = \overline{A + B + \overline{C}D\overline{E}} + \overline{B}C\overline{D}$$




8. Apply the input waveforms A, B and C given below to a NOR gate, and draw the output waveform.




1. Draw a logic circuit, incorporating any gates of your choice, which will produce an output 1 when its two inputs are different. Also draw the same logic circuit incorporating only NOR gates.


1. Draw a logic circuit, incorporating any gates of your choice, which will produce an output 1 when its two inputs are different. Also draw the same logic circuit incorporating only NOR gates.

Ans. The required function is $F = A \oplus B = (A \cdot B) + (A \cdot B)$





Circuit for $\mathbf{F} = \mathbf{A} \oplus \mathbf{B} = (\mathbf{A} \cdot \mathbf{B}) + (\mathbf{A} \cdot \mathbf{B})$ using only NOR gates (gates with single input imply that both inputs are same)




2. Draw the circuit diagram to implement the expression below

$$x = (A + B)(\overline{B} + C)$$


2. Draw the circuit diagram to implement the expression below


$$x = (A + B)(\overline{B} + C)$$

Ans.





3. Determine the output waveform for an OR gate output with inputs A and B varying according to the timing diagrams shown below






4. Determine the output waveform for an AND gate with inputs A and B varying according to the timing diagrams shown below






5. Determine the output waveform for an AND gate with inputs A and B varying according to the timing diagrams shown below



5. Determine the output waveform for an AND gate with inputs A and B varying according to the timing diagrams shown below




6. Draw the circuit diagram to implement the expression

$$x = AC + B\overline{C} + \overline{A}BC$$

6. Draw the circuit diagram to implement the expression

$$x = AC + B\overline{C} + \overline{A}BC$$




7. Draw the circuit diagram to implement the expression below, using gates with no more than three inputs

$$x = \overline{A}BC(\overline{A+D})$$


7. Draw the circuit diagram to implement the expression below, using gates with no more than three inputs


$$x = \overline{A}BC(\overline{A+D})$$

Ans.




8. Determine the waveform at the output of a NOR gate for the input waveforms shown below





9. Determine the waveform at the output of a NAND gate for the input waveforms shown below



EXERCISES Ans. A.B

10. Implement the logic circuit for the expression below using only NOR and NAND gates

$$x = \overline{AB.(\overline{C} + D)}$$

10. Implement the logic circuit for the expression below using only NOR and NAND gates

$$x = \overline{AB.(\overline{C} + D)}$$

Ans.

