

[Course](#)

[Progress](#)

[Dates](#)

[Discussion](#)

[Course Notes](#)

 [Course](#) / [4. Combinational Logic](#) / [Tutorial Problems](#)



< Previous







Next >


Tutorial : CMOS Continued

 Bookmark this page

CMOS

1/1 point (ungraded)

Given the following cmos gate, determine the function computed by this gate.



- ☐ A) $Z = B \cdot (A + C)$
- ☐ B) $Z = B + A \cdot C$
- ☒ C) $Z = \overline{B} \cdot (\overline{A} + \overline{C})$
- ☐ D) $Z = \overline{B} + \overline{A} \cdot \overline{C}$
- ☐ E) None of the above



Explanation

Looking at the pulldown circuitry for this gate, we see that $Z = \overline{B + A \cdot C}$. To simplify this, we use DeMorgan's Law to find that $Z = \overline{B} \cdot \overline{A \cdot C} = \overline{B} \cdot (\overline{A} + \overline{C})$.

Submit

i Answers are displayed within the problem

CMOS

1/1 point (ungraded)

What is the minimum number of NFETs required to build a CMOS circuit (perhaps involving more than one CMOS gate) that has the following truth table?

A	B	C	G
0	0	0	1
0	0	1	0
0	1	0	1

Calculator

0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



A) 3



B) 4



C) 5



D) 6



E) None of the above



Submit




Correct (1/1 point)

CMOS

2 points possible (ungraded)

Consider the following circuit that implements the 3-input function $Z(A,B,C)$:



Which of the proposals below is the best way to shorten the rise time of the signal at Z?

- P1: Add two additional series-connected inverters to the output.
- P2: Double the width of the NFET in the output inverter.
- P3: Double the width of the PFET in the output inverter.
- P4: Halve the width of the NFET in the output inverter.
- P5: Halve the width of the PFET in the output inverter.

Best proposal:

Select an option ▼

Can the function $Z(A, B, C)$ be implemented as a single 3-input CMOS gate having complementary pullup/pulldown circuits?

Implement as a single CMOS gate?

Select an option ▼

Submit

Discussion

Hide Discussion

Topic: 4. Combinational Logic / Tutorial : CMOS Continued

Add a Post

Show all posts ▼

by recent activity

Why more current causes faster rise time?

Calculator



edX

- About
- Affiliates
- edX for Business
- Open edX
- Careers
- News

Legal

- Terms of Service & Honor Code
- Privacy Policy
- Accessibility Policy
- Trademark Policy
- Sitemap
- Cookie Policy
- Your Privacy Choices

Connect

- Idea Hub
- Contact Us
- Help Center
- Security
- Media Kit



© 2024 edX LLC. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)