



< Previous



Next >

LE7.1

🔖 Bookmark this page

LE7.1.1: Latency and Throughput

2 points possible (ungraded)

A synchronous pipeline has a latency of L and throughput of T . If we find a way to double the clock frequency by doubling the number of pipeline stages, what revised latency and throughput can we expect? Please provide your response as a function of L and T . (Note that multiplication must be explicitly stated, e.g., $L*8$, not $8L$).

Latency:

L

Answer: L

L

Throughput:

2*T

Answer: 2*T

$2 \cdot T$

Explanation

The latency of a pipelined circuit is equal to the number of pipeline stages times the clock period. If you double the clock frequency, then your period is reduced by a factor of two. However, the number of pipeline stages needed to be doubled in order to be able to reduce the clock period, so the latency remains unchanged. The throughput of a pipelined circuit is equal to $1/(\text{clock period})$. Since the clock period goes down to half of its original value, that means that the throughput will double.

Submit

📘 Answers are displayed within the problem

Discussion

Hide Discussion

Topic: 7. Performance Measures / LE7.1

Add a Post

Show all posts



by recent activity



Why do I get "Invalid input: T not permitted in answer"?

The system doesn't accept the correct $2*T$ as an answer for the new throughput.

14



Calculator



edX

- About
- Affiliates
- edX for Business
- Open edX
- Careers
- News

Legal

- Terms of Service & Honor Code
- Privacy Policy
- Accessibility Policy
- Trademark Policy
- Sitemap
- Cookie Policy
- Your Privacy Choices

Connect

- Idea Hub
- Contact Us
- Help Center
- Security
- Media Kit



© 2024 edX LLC. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)