



- Course
- Progress
- Dates
- Discussion
- Course Notes

[Course](#) / [Assignment 2 \(due Oct 24\)](#) / [Lab 2: Combinational Logic](#)



< Previous

Next >

CMOS basics

Bookmark this page

Calculator

Lab due Oct 24, 2016 21:59 -02 Past due

CMOS Basics

0.0/2.0 points (graded)

The following questions are multiple-choice. Using the "check" button, you can of course simply keep guessing until you get the right answer. But you'll be in a much better position to take the quizzes if you take the time to actually figure out the answers.

1. If we set the inputs of a particular CMOS gate to voltages that correspond to valid logic levels, we would expect the *static* power dissipation of the gate to be

☒ essentially zero
✓ ✓

☐ depends on whether output voltage is low or high

☐ unknown with the facts given

2. Measuring a particular CMOS device G, we find 1.5V noise margins. If the *width* of all mosfets inside of G were doubled, we would expect the noise margins of the new gate to

☒ stay about the same
✓

☐ increase noticeably

☐ decrease noticeably

☐ change noticeably, but can't tell which way

3. To *decrease* the output rise time of a CMOS gate one could

☐ increase the length of all pfets

☒ increase the width of all pfets
✓ ✓

☐ increase the length of all nfets

☐ increase the width of all nfets

☐ none of the above


4. The Boolean function $F(A, B, C, D)$ of four inputs is implemented as a single CMOS gate whose output connects to a pullup circuit containing only PFETs and a pulldown containing only NFETs. The output of F is known to depend on its inputs; i.e., $F(A, B, C, D)$ is 0 for certain input combinations and 1 for others. What can you deduce about $F(1, 1, 1, 1)$?

☒ $F(1, 1, 1, 1)$ will be 0
✓ ✓

☐ $F(1, 1, 1, 1)$ will be 1

☐ can't tell

Submit



Answers are displayed within the problem

Discussion

Hide Discussion

Topic: Assignment 2 (due Oct 24) / CMOS basics

Add a Post

Show all posts	▼	by recent activity	▼
<div><div>?</div></div>	<div>Noise Margins</div>		2
	<div>Why would noise margins remain same even after doubling the width of the mosfets?</div>		▼
<div><div>✓</div></div>	<div>Output Rise Time</div>		2
	<div>Why increasing the width of all pfets will decrease the output rise time? Isn't that increasing the width of pfets make them stronger ...</div>		▼
<div><div>✓</div></div>	<div>Static Power Dissipation</div>		2
	<div>How would I go about answering the first question? I know that it is asking for the power dissipation with unchanging inputs, but I d...</div>		▼

< Previous

Next >

© All Rights Reserved



edX

[About](#)

[Affiliates](#)

[edX for Business](#)

[Open edX](#)

[Careers](#)

[News](#)

Legal

[Terms of Service & Honor Code](#)

[Privacy Policy](#)

[Accessibility Policy](#)

[Trademark Policy](#)

[Sitemap](#)

[Cookie Policy](#)

[Your Privacy Choices](#)

Connect

[Idea Hub](#)

[Contact Us](#)

[Help Center](#)

[Security](#)



Calculator

[Media Kit](#)



© 2024 edX LLC. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)