

<u>Help</u>





<u>Progress</u> <u>Dates</u> **Discussion Course Notes** <u>Course</u> ☆ Course / 3. CMOS / Tutorial Problems (< Previous</pre> Next > **Tutorial: Leniency** ☐ Bookmark this page **■** Calculator

Leniency

1/1 point (ungraded)

Show all posts

Why the inverter is lenient?


In lecture we saw that a 2-input NOR gate might obey the static discipline (i.e., be a valid combinational device) without being a lenient combinational device. Is it possible for an inverter to be a valid combinational device without being lenient?

Yes	
● No	
Can't Tell	
✓	
Explanation	
A device is lenient if it will generate a glitch-free output using a minimal number of required in device such as an inverter depends on only 1 input, and nothing else, so therefore it is always	
Submit	
Answers are displayed within the problem	
Leniency	
1 point possible (ungraded) A 2-input AND gate is made from a lenient CMOS 2-input NAND gate followed by a lenient CMOS gate necessarily lenient?	MOS inverter. Is the
YesNoCan't Tell	
Submit	
Leniency	
1 point possible (ungraded) If an inverter conforms to our definition of a combinational device, is it necessarily lenient?	
YesNo	
Submit	
Discussion	Hide Discussion
Topic: 3. CMOS / Tutorial: Leniency	Add a Post

 $https://learning.edx.org/course/course-v1:MITx+6.004.1x_3+3T2016/block-v1:MITx+6.004.1x_3+3T2016+type@sequential+block@c6s3/block-v1:MITx+6.004.1x_3+3T2016+type@vertical+block@c6s3v2$

⊞ Calculator

by recent activity 🗸



© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

Trademark Policy

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

Security

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 粤ICP备17044299号-2