

Sequential Logic Timing

2 points possible (ungraded)

In lecture, we saw that one way to impelement a latch is using a lenient multiplexor as shown below.



An alternative way to build a latch is using the following AND/OR/inverter logic which results in a lenient latch implementation.



Determine the minimal setup and hold times for the latch that guarantee its proper operation. While the analysis in lecture derived these specifications from the propagation delay of the multiplexor used there to build the latch, here you must use the propagation delays of the AND/OR/invert gates, each of which is 1 nanosecond. Assume the contamination delay of the gates is zero.

Give appropriate setup and hold time specifications for a latch built using AND/OR/invert components. [HINT: This requires careful analysis!]

Setup Time (ns):	Answer: 4
Hold Time (ns):	Answer: 3

Explanation

Consider the lenient latch implementation shown above. When G=1, in order to guarantee that the output Q remains stable and valid when G is changed, one has to have a setup time of 4 ns. The first 2 ns allow the value of D to propagate through the AND and OR gate to Q, the second 2 ns allow that updated Q value to propagate back through its AND and OR gate. After that, we are guaranteed that Q will remain stable and valid even if G is changed.

When setting G=0, it takes 3 gate delays (3ns) for this change to make it through to output Q. At that point, keeping G and Q steady guarantees that the output will remain stable even if D is changing. So t_{hold} = 3 ns.


Submit

1 Answers are displayed within the problem

Sequential Logic Timing

4 points possible (ungraded)

A cyclical redundancy check (CRC) is a common technique for detecting errors in a data packet. The sequential circuit below implements a 4-bit CRC:



A) Using the timing specifications shown below for the XOR and DREG components, determine the shortest clock period, t_{CLK} , that will allow the circuit to operate correctly or write NONE if no choice for t_{CLK} will allow the circuit to operate correctly.

Component	t_{CD}	t_{PD}	t_{SETUP}	t_{HOLD}
XOR2	0.4ns	2.1ns	_	_
DREG	0.2ns	1.8ns	0.8ns	0.15ns

Minimum value for t_{CLK} (ns) or NONE if none exists:

B) Using the same timing specifications as in (A), determine the setup and hold times for IN with respect to the rising edge of CLK.

t_{SETUP} for IN with respect to CLK \uparrow (n	is):
t_{HOLD} for IN respect to CLK \uparrow (ns):	

C) To allow the circuit to run faster, i.e., to achieve a smaller t_{CLK} , the designers are considering replacing the original DREG component with the faster DREG2 which has half the t_{CD} and t_{PD} (see timing specification below). Determine the new shortest clock period, t_{CLK} , that will allow the circuit to operate correctly or write NONE if no choice for t_{CLK} will allow the circuit to operate correctly.

Component	t_{CD}	t_{PD}	t_{SETUP}	t_{HOLD}
DREG2	0.1ns	0.9ns	0.8ns	0.15ns

Minimum value for $oldsymbol{t_{CLK}}$ (ns) or NONE if none exists:

Submit

Discussion

Hide Discussion

Topic: 5. Sequential Logic / Tutorial: Sequential Logic Timing

Add a Post

Show all posts	nt activity 🗸
T setup for IN Why do we not include Tpd reg when calculating T hold for input? The first dreg is clearly not a p	4 ar
Propagation delay of 4-bit CRC Circuit The propagation delay of the 4-bit CRC circuit is equal to 2*tpd,xor + 4*tpd,dreg or it is need to second contents.	5 su
? Why can't hold time be 2ns? if we take hold time as 2ns i.e. 2ns after G transitions from 1 to 0 i change the value of D then my	7 ∕ <u>Q</u>
This was unexpected	3
? Sequential Logic Timing (A) i can't understand how can i choose the longest path to calculate propagation delay along any co	4
Sequential Logic Timing Did not understand why the NOT gate doesn't come into picture while calculating 'setup time'? Pl	2 l <u>e</u>
☑ calculate the timings in sequential device	3