



< Previous

Next >

LE8.1

Bookmark this page

Calculator

LE8.1.1 Asymptotic Latency and Throughput

1/1 point (ungraded)
If we account for fan in limitations but ignore wire delays, what is the asymptotic latency of the fastest combinational N-input AND circuit we can build?

Asymptotic latency of N-input AND:

log(N)

✓ Answer: log(N)

You entered:

$\log(N)$

Explanation
Accounting for the fan in limitations means that if we have a gate with N inputs, we can't just assume that its propagation delay is the same as a 2-input gate. The way we model this is by turning an N-input gate into a tree of 2-input gates. The equivalent tree of 2-input AND gates would have log(N) levels in the tree in order to arrive at enough 2-input AND gates to allow for N inputs. Each level of the tree must complete its propagation delay before the next level can begin its computation, therefore the latency of the tree is log(N).

Submit

ⓘ Answers are displayed within the problem

LE8.1.2 Asymptotic Latency and Throughput

1/1 point (ungraded)
Is $\Theta(\log_2 N)$ the same as $\Theta(\log_{10} N)$

☒ Yes

☐ No

☐ Only for some N

✓

Explanation
According to the base-change formula for logarithms, $\text{Log}_a(n) = \frac{\text{Log}_b(n)}{\text{Log}_b(a)}$. In other words, any base can be converted to any other base by multiplying by a constant. Since we ignore constant multiplicative factors in asymptotic notation, we can also ignore bases of logarithms.

Submit

ⓘ Answers are displayed within the problem

LE8.1.3 Asymptotic Latency and Throughput

2/2 points (ungraded)
A combinational multiplier is pipelined for maximum throughput. If the multiplier accepts two N-bit operands, what is the appropriate “order of” notation for its throughput and latency?

Throughput $\Theta(\dots)$:

1

✓ Answer: 1

 Calculator

1

Latency $\Theta(\dots)$:

N

N

✓ Answer: N

Explanation

A combinatorial multiplier works by initially combining bits of the same order, and adding a step for each carry bit that needs to be considered. Those carrying steps can all happen in an isolated pipeline stage, and the initial combination of same-order bits can happen completely in parallel, so the throughput should never be affected by expanding the number of bits in each number that we are multiplying. However, the latency will be affected, because each additional bit in our operands requires an extra pipeline stage, putting the overall latency at $\Theta(N)$.

Submit

i

Answers are displayed within the problem

Discussion

Hide Discussion

Topic: 8. Design Tradeoffs / LE8.1

Add a Post

Show all posts

by recent activity

Accounting for the fan in limitations

"... if we have a gate with N inputs, we can't just assume that its propagation delay is the same as a 2-input gate." why not?

4

< Previous

Next >



edX

- About
- Affiliates
- edX for Business
- Open edX
- Careers
- News

Legal

- Terms of Service & Honor Code
- Privacy Policy
- Accessibility Policy
- Trademark Policy
- Sitemap
- Cookie Policy

Calculator

[Your Privacy Choices](#)

Connect

[Idea Hub](#)

[Contact Us](#)

[Help Center](#)

[Security](#)

[Media Kit](#)



© 2024 edX LLC. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)