

<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>

☆ Course / 3. CMOS / Lecture Videos (44:58)

()

Previous
Image: Control of the control of

LE3.4


□ Bookmark this page

■ Calculator


LE3.4.1: Complementary circuits


1/1 point (ungraded)


The following diagram shows a schematic for the pulldown circuitry for a particular CMOS logic gate.




Which of the following would be the most likely schematic for the pullup circuitry?









E) None of the above



Explanation

CMOS pullup circuits are the complement of their pulldown, so all series circuits are repaced with parallel and all parallel with series. In addition, all NFETs are replaced with PFETs.

Submit

1 Answers are displayed within the problem

LE3.4.2: CMOS Recipe

1 point possible (ungraded) A single 3-input CMOS logic gate computes F(A,B,C). Its circuit has the property that every mosfet's gate is connected to one of A, B, or C. Which logic function might it compute? A) $A \cdot B \cdot C$ B) $A + B \cdot C$ C) $A + \overline{B \cdot C}$ D) XOR(A, B, C)E) \overline{ABC} F) None or several of the above (or can't tell) Submit Discussion **Hide Discussion** Topic: 3. CMOS / LE3.4 Add a Post Show all posts by recent activity 🗸 V **☑** LE3.4.2 sample problem: what does the notation mean? 4 I have watched every lecture in order to this point, and have not seen an explanation for what the answers to this problem represen... <u>▶ LE3.4.2 sample problem</u> 3

Does "A single 3-input CMOS logic gate" uniquely define the layout? Are all these inputs connected to the same gate (I assume this...

Next >

© All Rights Reserved



edX

<u>About</u>

Affiliates

edX for Business

Open edX

<u>Careers</u>

News

Legal

Terms of Service & Honor Code
Privacy Policy

Previous



<u>Accessibility Policy</u>

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>