6/28/24, 10:32 AM

Tutorial Problems | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX



Previous		Next	>
Tutorial: Bet	a ISA		
☐ Bookmark this pa	ge		

In this problem, you will consider a number of plausible hardware faults in an otherwise working Beta processor. Each of the faults involves changing a particular output of the control logic to some new (incorrect) constant value. In each case, you are to evaluate the impact of the fault on each of the following Beta instructions:

I1: ST(R0, 0×100, R1)		
<pre>I2: JMP(LP, R31)</pre>		
<pre>I3: BEQ(R31, .+4, R0)</pre>		
<pre>I4: SUB(R1, R0, R0)</pre>		

if th care

	e of these are tricky! N stuck at code for "-" (32-bit SUBTRACT)
Whic	h instruction(s) fail? Select all that apply.
<b>~</b>	l1
	12
	13
	14
	None
~	
I1, Th	nation e <b>ST</b> instruction is the only one that needs to make use of the ALU in order to add <b>R0 + 0×100</b> . It produce the proper address if the alu is stuck executing subtraction.
	EL stuck at 1 h instruction(s) fail? Select all that apply.
	11
	12
	13
	14
<b>~</b>	None
<b>~</b>	
RA2S Instru howe	nation EL stuck at 1 means that the register read by the B terminal of the register file is Rc instead of Rb. ections I1-I3 don't use Rb so they are not affected by this. Instruction I4, the <b>SUB</b> does use Rb, ver, since in I4 Rc = Rb = R0 then the instruction is still going to be executed correctly even if EL is stuck at 1.
	stuck at 0 h instruction(s) fail? Select all that apply.

Tutorial Problems   13, Building the Beta   Computation Structures 2: Computer Architecture   edX

**~** 

#### Explanation

WERF stuck at 0 means that we cannot write to the register file. I1, the **ST** does not write to the register file. I2, the **JMP** is not storing the return address because its using register R31 which cannot be written to. I3, the **BEQ** and I4, the **SUB** are both supposed to write something to the register file, so they will not work correctly.

#### 4. BSEL stuck at code 0

None

Which instruction(s) fail? Select all that apply.



### Explanation

BSEL stuck at 0 means that the B input to the ALU will always be the value of the second read port and never the sign extended literal. This means that I1, the **ST**, instruction will not work correctly.

Submit

Answers are displayed within the problem

## Beta ISA: 2

40 points possible (ungraded)

Marketing has asked for the following instructions to be added to an Extended Beta instruction set, for implementation on a Beta as implemented in Lecture and in the lab.

6/28/24, 10:32 AM

For each instruction select the appropriate values for the control signals in the table below. Select "None" for all entries in a row if the instruction cannot be haplemented using the existing Betandatapath. Select "--" to indicate a "don't care" value for a control signal.

a "don't c	are" value for a contr	ol signal.				
Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MWR
CLEAR2	Select an option ➤	Select an option ➤	Select an option ➤	Select an option 🗸	Select an option <b>∨</b>	Selec
NOR	Select an option ➤	Select an option ➤	Select an option ➤	Select an option ➤	Select an option <b>→</b>	Selec
LDRADR	Select an option ➤	Select an option ➤	Select an option ➤	Select an option ➤	Select an option <b>→</b>	Selec
LDINCR	Select an option ➤	Select an option 🗸	Select an option 🗸	Select an option 🗸	Select an option 🗸	Selec
Submi	t					
Beta IS	A: 3					
You modi		connecting the <b>JT</b> in it is, if any, are effected	•	JX to the constant 0,	rather than to its	
Instruction	on(s) effected (selec	et all that apply):				

BNE	
JMP	
ADD	
ST	
None	
Submit	

## Beta ISA: 4

3 points possible (ungraded)

For the Beta instruction sequence shown below, indicate the values of the specified quantities after the sequence has been executed.

```
.=0
CMOVE(0×6000, SP)
PUSH(SP)
HALT()
```

# Value left in SP (HEX): 0x

Submit

### Beta ISA: 5

11 points possible (ungraded)

Many problems, like sorting, require swapping data in two memory locations. The following assembly code swaps the contents of two words in memory, with addresses stored in R0 and R1:

```
LD(R0, 0, R2)
LD(R1, 0, R3)
ST(R2, 0, R1)
ST(R3, 0, R0)
```

1. Suppose we add a SWAP instruction to the Beta. SWAP swaps the contents of a register and a memory location:

```
SWAP(Ra, literal, Rc)  // Swap register contents with memory
    EA ← Reg[Ra] + SEXT(literal)
    tmp ← Mem[EA]
    Mem[EA] ← Reg[Rc]
    Reg[Rc] ← tmp
    PC ← PC + 4
```

Which of the following pieces of code is a valid rewrite of the code above?

```
LD(R1, 0, R2)
SWAP(R1, 0, R2)
ST(R2, 0, R0)
```

```
LD(R0, 0, R2)
SWAP(R1, 0, R2)
ST(R2, 0, R0)
```

```
LD(R0, 0, R2)
SWAP(R1, 0, R2)
ST(R2, 0, R1)
```

```
SWAP(R0, 0, R1)
```

2. Can we implement the SWAP instruction using the unpipelined Beta datapath, by simply changing the control ROM? Recall that, in the unpipelined datapath, the data memory has combinational reads, and writes are clocked, happening at the end of the cycle. Also assume that the memory still returns valid data

I INCALE ( II

https://learning.edx.org/course/course-v1:MITx+6.004.2x+3T2015/block-v1:MITx+6.004.2x+3T2015+type@sequential+block@c9s3/block-v1:MITx+6.004.2x+3T2015+type@vertical+block@c9s3v1-block@c9s3v1-block@c9s3v1

Submit

## Beta ISA: 6

4 points possible (ungraded)

A "stuck-at" fault happens when a signal is shorted to VDD or GND and is permanently a logic 1 or logic 0. For each of the following stuck-at faults there is a list of instruction opcodes – please select the opcodes whose execution might be affected by the indicated fault.

1. RA2SEL stuck-at	logic "0"	•
--------------------	-----------	---

		ADD
		ADDC
		LD
		ST
		JMP
		BEQ
		BNE
		LDR
		Illop
2. BS	SEL	stuck-at logic "1"
		stuck-at logic "1" ADD
		ADD
		ADD ADDC
		ADD ADDC LD
		ADDC  LD  ST
		ADDC  LD  ST  JMP
		ADDC  LD  ST  JMP  BEQ
		ADDC  LD  ST  JMP  BEQ  BNE

2 MDCEL [1] (bigh order bit of MDCEL miny color) attack at logic "O"

):32 AM	LD  Tutorial Problems   13. Building the Beta   Computation Structures 2: Computer Architecture   edX
	ST
	JMP
	BEQ
	BNE
	LDR
	☐ Illop
4	. WERF stuck-at logic "1"
	ADD
	ADDC
	ST
	JMP
	BEQ
	BNE
	LDR
	☐ Illop
Sul	omit
	ISA: 7
Your s new B	s possible (ungraded) cummer internship involves adding new instructions to the Beta processor. You're given a list of proposed eta instructions, each of which is to perform a given operation during the <b>single clock cycle</b> in which the ction executes. You decide to sort the proposals into four classes:
• M	acro: those instructions that can be implemented on a stock Beta, simply by defining an appropriate macro;

- **CTL**: those that can be implemented on a stock Beta, by defining an appropriate macro and making appropriate changes to the control ROM;
- **HW**: those instructions that require hardware changes beyond reprogramming the control ROM.
- None: The instruction as described can't be implemented even with bardware changes

6/28/24, 10:32 AM

Submit

### Beta ISA: 8

10 points possible (ungraded)

Marketing has asked for the following instruction to be added to an Extended Beta instruction set, for implementation on an unpipelined Beta.


```
BGT(Rx, Ry, C )

EA ← PC+4+4*SEXT(C)

If Reg[Rx] > Reg[Ry] then PC ← EA

else PC ← PC + 4
```

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know if **BGT** can be implemented as a **single instruction** in the **existing Beta simply by changing the control ROM**. If so, fill in the appropriate values for the control signals in the table below. Otherwise, select NONE for each control signal. Use "-" to indicate a "don't care" value for a control signal.



© All Rights Reserved

6/28/24, 10:32**Affiliates** 

edX for Business <u>Open edX</u>

<u>Careers</u>

**News** 

# Legal

Terms of Service & Honor Code

**Privacy Policy** 

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

**Your Privacy Choices** 

# **Connect**

<u>Idea Hub</u>

**Contact Us** 

Help Center

<u>Security</u>

Media Kit

















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>