





[< Previous](#)









[Next >](#)

Power dissipation

 Bookmark this page

Lab due Oct 24, 2016 21:59 -02 Past due

Power dissipation

0.0/2.0 points (graded)


Almost all of the power dissipated by CMOS circuits goes into charging and discharging nodal capacitances. This power can be computed as CV^2F where C is the capacitance being switched, V is the change in voltage, and F is the frequency at which the switching happens. In CMOS circuits, nodes are switched between ground (0 volts) and the power supply voltage (V_{DD} volts), so V is either $+V_{DD}$ (for a $0 \rightarrow 1$ output transition) or $-V_{DD}$ (for a $1 \rightarrow 0$ output transition) and so $V^2 = V_{DD}^2$.

Suppose we have a device implemented in a technology where $V_{DD} = 5V$. If we have the option of reimplementing the device in a technology where $V_{DD} = 3.3V$, what sort of speedup (i.e., change in F) could be specified for the reimplementation assuming we want to keep the power budget unchanged?

Speedup (e.g., 2.0 would be twice as fast):

Answer: 2.3

Submit


 Answers are displayed within the problem


Discussion


Hide Discussion


Topic: Assignment 2 (due Oct 24) / Power dissipation


Add a Post

Show all posts 

by recent activity 

 [deleted]

 [deleted]

4 

[< Previous](#)

[Next >](#)



edX

[About](#)

[Affiliates](#)

[edX for Business](#)

[Open edX](#)

[Careers](#)

[News](#)

Legal

[Terms of Service & Honor Code](#)

[Privacy Policy](#)

[Accessibility Policy](#)

[Trademark Policy](#)

[Sitemap](#)

[Cookie Policy](#)

[Your Privacy Choices](#)

Connect

[Idea Hub](#)

[Contact Us](#)

[Help Center](#)

[Security](#)

[Media Kit](#)



© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)