

<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>

☆ Course / 3. CMOS / Lecture Videos (44:58)

()

Next >

< Previous</pre>

**LE3.2** 

 $\hfill \square$  Bookmark this page

■ Calculator

LE3.2.1: CMOS Recipe

4/4 points (ungraded)
When creating CMOS circuits, NFETs can be used in your pullup and pulldown circuitry.

true

false

true

false

NFETs should only be used in your pullup circuitry.

false



true

PFETs are on when their input is low (or 0).



#### Explanation

In CMOS circuits, NFETs are used for your pulldown circuitry, and PFETs are used for your pullup circuitry. NFETs are on when their input, or gate, is high (1). PFETs are on when their input, or gate, is low (0).

Submit

Answers are displayed within the problem

#### LE3.2.2: Inverter Rise and Fall Times

2/2 points (ungraded)

In the last video, we examined the CMOS inverter circuit consisting of a single PFET pullup connecting the output node to  $V_{DD}$  and single NFET pulldown connecting the output node to GROUND.

When the inverter's input is a digital 0, the PFET pullup is on and the NFET pulldown is off, so the voltage of the output Z rises until it reaches  $V_{DD}$ , a digital 1. The *rise time* of the output is defined as the amount of time it takes for the output voltage to rise from  $V_{OL}$  to  $V_{OH}$ .

When the inverter's input is a digital 1, the PFET pullup is off and the NFET pulldown is on, so the voltage of the output Z falls until it reaches GROUND, a digital 0. The *fall time* of the output is defined as the amount of time it takes for the output voltage to fall from  $V_{OH}$  to  $V_{OL}$ .

In both cases, the transition time is inversely proportional to the  $I_{DS}$  of the conducting MOSFET switch: the greater  $I_{DS}$ , the smaller the transition time.

decrease the WIDTH of the NFET pulldown	
increase the WIDTH of the NFET pulldown	
decrease the WIDTH of the PFET pullup	
increase the WIDTH of the PFET pullup	
<b>✓</b>	
a designer wanted to change the inverter's design to decrease the fall time, nore quickly to a digital 0 value, she could (select the best answer):	i.e., have output voltage transition
decrease the WIDTH of the NFET pulldown	
increase the WIDTH of the NFET pulldown	
decrease the WIDTH of the PFET pullup	
increase the WIDTH of the PFET pullup	
<b>✓</b>	
xplanation to decrease the rise time, she needs to increase the $I_{DS}$ through the PFET profect's width. To a first approximation, the width of the NFET does not affect width will slightly decrease the capacitance of the NFET's drain node (i.e., the would result in a small improvement of the rise time. But that effect is small confirm the PFET pullup. The same reasoning, to decrease the fall time, she needs to increase the work in the Submit is a small confirm the same reasoning.	the rise time. Decreasing the NFET output node of the inverter) which ompared to, say, doubling the width
Answers are displayed within the problem	
Discussion	Hide Discussion
opic: 3. CMOS / LE3.2	Tilde Discussion
	Add a Pos
	Adda103
Show all posts	by recent activity 🗸
Show all posts  Why does increasing width increase gain?  I'm not sure why increasing width decreases rise/fall time. Is it because a wider electric field allo	by recent activity 🗸

© All Rights Reserved



## edX

**About** 

**Affiliates** 

edX for Business

Open edX

<u>Careers</u>

**News** 

# Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

**Your Privacy Choices** 

## **Connect**

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>