

[Course](#)

[Progress](#)

[Dates](#)

[Discussion](#)

[Course Notes](#)

 [Course](#) / [3. CMOS](#) / [Lecture Videos \(44:58\)](#)



< Previous

















Next >


LE3.6

 Bookmark this page

LE3.6.1: Leniency

1/1 point (ungraded)

The following diagram shows a schematic for the pulldown circuitry for a particular CMOS logic gate.



Assuming the pullup circuitry is designed correctly, is the CMOS gate above lenient?

☒ Yes

☐ No

☐ Not enough information to tell



Explanation

All CMOS gates are lenient because they produce a glitch-free output using a minimal number of required inputs.

Submit

i Answers are displayed within the problem

Discussion

Hide Discussion

Topic: 3. CMOS / LE3.6

Add a Post

Show all posts	by recent activity
<div><div>See you in MIT Open Learning Library.</div><div>See you in MIT Open Learning Library.</div><div>4</div></div>	
<div><div>? Where is the output located?</div><div>I have come across a few diagrams like this one which has only inputs and GROUND displayed without the output point. And I find t...</div><div>3</div></div>	
<div><div>lenient</div><div>I know the definition of the lenient, but I still not understand why "a glitch-free output using a minimal number of required inputs" is...</div><div>5</div></div>	

< Previous

Next >



edX

- [About](#)
- [Affiliates](#)
- [edX for Business](#)
- [Open edX](#)
- [Careers](#)
- [News](#)

Legal

- [Terms of Service & Honor Code](#)
- [Privacy Policy](#)
- [Accessibility Policy](#)
- [Trademark Policy](#)
- [Sitemap](#)
- [Cookie Policy](#)
- [Your Privacy Choices](#)

Connect

- [Idea Hub](#)
- [Contact Us](#)
- [Help Center](#)
- [Security](#)
- [Media Kit](#)



© 2024 edX LLC. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)