



[< Previous](#)

[Next >](#)

LE13.1

Bookmark this page

as shown at the end of the previous video. Please choose "do not care" if the value of control signal doesn't matter when executing the instruction.

(A) Swap register contents with memory location

Usage: MSWP (Ra, literal, Rc)  
Operation:  $PC \leftarrow PC + 4$   
 $EA \leftarrow \text{Reg}[Ra] + \text{SEXT}(\text{literal})$   
 $\text{tmp} \leftarrow \text{Mem}[EA]$   
 $\text{Mem}[EA] \leftarrow \text{Reg}[Rc]$   
 $\text{Reg}[Rc] \leftarrow \text{tmp}$

ALUFN  ✔ Answer: adder unit: A + B

BSEL  ✔ Answer: 1

MOE  ✔ Answer: 1

MWR  ✔ Answer: 1

RA2SEL  ✔ Answer: 1

WDSEL  ✔ Answer: 2

WERF  ✔ Answer: 1

Explanation  
MSWP is a combination of LD and ST. Start with the control signals for LD and then add the ST signals:  
RA2SEL=1 (read Rc) and MWR=1 (write main memory).

(B) Load indexed

Usage: LDX (Ra, Rb, Rc)  
Operation:  $PC \leftarrow PC + 4$   
 $\text{Reg}[Rc] \leftarrow \text{Mem}[\text{Reg}[Ra] + \text{Reg}[Rb]]$

ALUFN  ✔ Answer: adder unit: A + B

BSEL  ✔ Answer: 0

MOE  ✔ Answer: 1

MWR  ✔ Answer: 0

RA2SEL  ✔ Answer: 0

WDSEL  ✔ Answer: 2

WERF  ✔ Answer: 1

Explanation  
LDX is essential the LD instruction with the B operand of the ALU selected as the value of Rb register instead of the sign-extended constant. So BSEL=0. The remaining control signal value are the same as for LD.

Submit

Answers are displayed within the problem

Show all posts

Lecture Videos (39:19) | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX

by recent activity

✔

Couldn't Build Beta

I couldn't complete my Lab#3 means I couldn't build my ALU or BETA inside. I am trying again, though I know it won't be accepted a...

2

✔

operation of MSWP(Ra,literal,Rc)

can someone explain how the ST control signals are added after the LD signals? is this instruction done in one clock cycle or two?

3

ALUFN, BSEL, MOE, MWR, RA2SEL, WDSEL stands for what?

I know ALU is arithmetic logic unit. But what does FN mean? SEL for some kind of selection? I found WERF stands for write-enable r...

2

[Staff] Lecture videos still problematic

I see the latest lecture videos continue the theme of not working properly when downloaded whereas worked example videos do. T...

9

✔

LE13.1.1 (B) - Why is 'LDX' NOT included in the beta ISA?

Regarding [this][1] thread in another discussion... Why is this *LDX (Ra, Rb, Rc)* instruction \_\_not\_\_ included in the Beta ISA? If I'...

6

< Previous

Next >



## edX

- About
- Affiliates
- edX for Business
- Open edX
- Careers
- News

## Legal

- Terms of Service & Honor Code
- Privacy Policy
- Accessibility Policy
- Trademark Policy
- Sitemap
- Cookie Policy
- Your Privacy Choices

## Connect

- Idea Hub
- Contact Us
- Help Center
- Security
- Media Kit



