

Computation Structures 3: Computer Organization

<u>Help</u>





WE15.1		
Bookmark this page		

Video explanation of solution is provided below the problem.

Pipelined Beta

8/8 points (ungraded)

A 5-stage pipelined Beta with full bypassing and annulment of branch delay slots has been running the program below for a while. A snapshot of the execution starting at cycle 1001 is shown in the pipeline diagram.

```
CMOVE(0, R1)
LOOP: LD(R1, array, R0)
      ADDC(R1, 4, R1)
      CMPEQ(R0, R1, R2)
      BNE(R2, L00P, R31)
      ST(R1, index, R31)
```

Cycle#	1001	1002	1003	1004	1005	1006	1007
IF	LD	ADDC	CMPEQ	BNE	BNE	ST	LD
RF	NOP	LD	ADDC	CMPEQ	CMPEQ	BNE	NOP
ALU	BNE	NOP	LD	ADDC	NOP	CMPEQ	BNE
MEM	CMPEQ	BNE	NOP	LD	ADDC	NOP	CMPEQ
WB	NOP	CMPEQ	BNE	NOP	LD	ADDC	NOP

1. The program reads from registers R0, R1 and R2. In a pipelined processor, sometimes the register contents come from the register file and sometimes from a bypass path. Select all registers whose contents came from the register file at least once during cycles 1001 through 1007.

Select all registers whose contents are read from register file at least once:



Explanation

Since the program has been running for a while, the LD instruction at label loop is reading the value that the previous iteration placed into R1 via the ADDC instruction. By the time the LD is in the RF stage, the ADDC from the previous iteration of the loop has already written its data back to the register file, so the LD reads R1 from the register file. For the same reason, the ADDC reads R1 from the register file. The CMPEQ instruction needs to read new values of R0 and R1 so they both come from bypass paths. The BNE also reads R2 from the bypass path. The ST is annulled. So the only register that is read directly from the register file is R1.

2. Referring to the cycle numbers at the top of the pipeline diagram, please indicate the cycle numbers for which the specified signal had the specified value. Select NONE if the signal did not have that value during any of cycles 1001 through 1007.

Cycle(s)	when	STALL	was	1:

, (-)
1001
1002
1003

1005 1007 1007 1007 1008 1007 1000 10002 10003 10004 10007 10006 10007 10006 10007 10001 10002 10003 10004 10005 10006 10007 10000 100			
1007 NONE Cycle(s) when IRSro ^{IF} was not 0: 1001 1002 1003 1004 1005 1007 NONE Cycle(s) when IRSro ^{RF} was not 0: 1001 1002 1003 1004 1005 1007 NONE Cycle(s) when IRSro ^{ALD} was not 0: 1007 1007	1005		
NONE Cycle(s) when IRSrc ^{IF} was not 0: 1001 1002 1003 1006 1007 NONE Cycle(s) when IRSrc ^{RF} was not 0: 1001 1002 1003 ✓ 1004 1005 1006 1007 NONE	1006		
Cycle(s) when IRSro ^F was not 0: 1001 1002 1003 1004 1005 1007 NONE Cycle(s) when IRSrc ^{RF} was not 0: 1001 1002 1003 1004 1005 Cycle(s) when IRSrc ^{RF} was not 0: 1001 1005 1006 1007 NONE	1007		
□ 1001 □ 1002 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1007	NONE		
□ 1001 □ 1002 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1007	~		
□ 1001 □ 1002 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{RF} was not 0: □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1007	Cycle(s) when IRS	Src ^{IF} was not 0:	
□ 1003 □ 1004 □ 1005 □ 1007 □ NONE □ 1001 □ 1002 □ 1003 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE □ 1007 □ NONE □ 1006 □ 1007 □ NONE □ 1007 □ NONE □ 1007			
□ 1004 □ 1005 □ 1007 □ NONE Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1002 □ 1003 □ 1006 □ 1006 □ 1007 □ NONE Cycle(s) when IRSrc ^{ALU} was not 0: □ 1007 □ NONE Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1002		
□ 1005 □ 1007 □ NONE ▼ Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1002 □ 1003 □ 1005 □ 1006 □ 1006 □ 1007 □ NONE ▼ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1003		
1007	1004		
□ 1007 □ NONE Cycle(s) when IRSrc ^{RF} was not 0: □ 1001 □ 1002 □ 1003 □ 1005 □ 1006 □ 1007 □ NONE Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1005		
NONE V Cycle(s) when IRSrc ^{RF} was not 0: 1001 1002 1003 1005 1006 1007 NONE V Cycle(s) when IRSrc ^{ALU} was not 0: 1001	1006		I
Cycle(s) when IRSrc ^{RF} was not 0: 1001 1002 1003 1005 1006 1007 NONE Cycle(s) when IRSrc ^{ALU} was not 0: 1001	1007		
Cycle(s) when IRSrc ^{RF} was not 0:	NONE		
□ 1001 □ 1002 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE □ VOCATION WAS NOT O: □ 1001	~		
□ 1001 □ 1002 □ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE □ VOCATION WAS NOT O: □ 1001	Cycle(s) when IPS	Sro ^{RF} was not 0:	
□ 1003 □ 1004 □ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001		No was not o.	
✓ 1004 ☐ 1005 ☐ 1006 ☐ 1007 ☐ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: ☐ 1001	1002		
□ 1005 □ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1003		
□ 1006 □ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1004		l
□ 1007 □ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1005		
□ NONE ✓ Cycle(s) when IRSrc ^{ALU} was not 0: □ 1001	1006		
Cycle(s) when IRSrc ^{ALU} was not 0:	1007		
Cycle(s) when IRSrc ^{ALU} was not 0: 1001	NONE		
1001	~		
1001	Cycle(s) when IRS	Src ^{ALU} was not 0:	
1002			

1003

NONE

NONE

NONE

Video

Transcripts

▲ Download video file

±

Download SubRip (.srt) file

L Download Text (.txt) file

Discussion

Hide Discussion

© All Rights Reserved



edX

About

Affiliates

edX for Business

<u>Open edX</u>

<u>Careers</u>

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

<u>Accessibility Policy</u>

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices



Connect

<u>Idea Hub</u>

Contact Us

Help Center

Security

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>