



[< Previous](#)

[Next >](#)

LE13.2

Bookmark this page

shown at the end of the previous video. Please choose "do not care" if the value of control signal doesn't matter when executing the instruction.

(A) Move if zero

Usage: MVZ (Ra, Rb, Rc)
Operation: $PC \leftarrow PC + 4$
if $Reg[Ra] == 0$ then $Reg[Rc] \leftarrow Reg[Rb]$

ALUFN boole unit: select B operand ✓

ASEL do not care ✓

BSEL 0 ✓

MOE do not care ✓

MWR 0 ✓

PCSEL 0 ✓

RA2SEL 0 ✓

WDSEL 1 ✓

WERF if $Reg[Ra] == 0$ then 1 else 0 ✓

(B) Move constant if zero

Usage: MVCZ (Ra, literal, Rc)
Operation: $PC \leftarrow PC + 4$
if $Reg[Ra] == 0$ then $Reg[Rc] \leftarrow SEXT(literal)$

ALUFN boole unit: select B operand ✓

ASEL do not care ✓

BSEL 1 ✓

MOE do not care ✓

MWR 0 ✓

PCSEL 0 ✓

RA2SEL do not care ✓

WDSEL 1 ✓


WERF if $Reg[Ra] == 0$ then 1 else 0 ✓

Submit

LE13.2.2 A new ARITH unit!

0.7894736842105263/1 point (ungraded)

Ben Bitdiddle has proposed changing the adder unit of the Beta ALU as shown in the following diagram. His goal is to use the adder unit to compute more than just "A+B" and "A-B". The changes include one additional inverter and three additional 2-input NAND gates for each bit of the adder unit. The "x32" appearing inside the gate icons indicates that those gates are replicated 32 times to handle all 32 bits of incoming data.



OP[2:0] = 0b001

A+1

✓ Answer: A+1

OP[2:0] = 0b010

A+B

✓ Answer: A+B

OP[2:0] = 0b011

A+B+1

✓ Answer: A+B+1

OP[2:0] = 0b100

A+B-1

✗ Answer: A-B-1

OP[2:0] = 0b101

A-B

✓ Answer: A-B

OP[2:0] = 0b110

A-1

✓ Answer: A-1

OP[2:0] = 0b111

A

✓ Answer: A

Explanation

The key to this problem is figuring out the value for the adder's XB input, given different possibilities for OP[2:1]. Note that the NAND/NAND structure is just the Demorganized version of AND/OR. Recall that $-B = (\sim B) + 1$.

| OP[2:1] | XB[i] | SUM (cin=0) | SUM (cin=1) |
|---------|-------------------------------|-------------|-------------|
| 00 | 0 | A+0 | A+0+1 |
| 01 | B[i] | A+B | A+B+1 |
| 10 | $\sim B[i]$ (inverse of B[i]) | A-B-1 | A-B |
| 11 | $1 = OR(B[i], \sim B[i])$ | A-1 | A-1+1 |

To show off the capabilities of his new adder unit, Ben proposes adding a LOOP instruction which combines branching and decrementing in a single instruction. Ben's theory is that the SUB/BNE instructions that appear at the end of a FOR-loop can be combined into a single LOOP instruction. Here's his definition for LOOP:

Usage: LOOP(Ra, label, Rc)
Operation: `literal = ((OFFSET(label) - OFFSET(current inst))/4) - 1`
`PC ← PC + 4`
`EA ← PC + 4*SEXT(literal)`
`tmp ← Reg[Ra]`
`Reg[Rc] ← Reg[Ra] - 1`
`if tmp != 0 then PC ← EA`

The LOOP instruction behaves like a BNE in the sense that it branches if Reg[Ra] is not zero. But instead of saving the PC of the following instruction in Rc, Reg[Ra]-1 is stored in Rc instead. The destination of the branch is determined as for all branches: the literal field of the instruction is treated as a word offset, so it is sign-extended, multiplied by four and added to PC+4 to produce a new value for the PC. Usually Ra and Rc specify the same register.

Consider the following instruction sequence:

loop: ADD(R1,R2,R3)
 LOOP(R4, loop,R4)
 ...

(B) Suppose R4 is initialized to 8 and then the two-instruction sequence shown above is executed.

How many times will the ADD instruction be executed?

9

✓ Answer: 9

What value is in R4 when "..." is finally executed? Give your answer as a decimal integer.

-1

✓ Answer: -1

Explanation

LOOP will branch as long as Reg[Ra] (before the decrement!) is non-zero. So it branches the first 8 times but

executing LOOP.

ALUFN

adder unit: A - 1

✓ Answer: adder unit: A - 1

ASEL

0

✓ Answer: 0

BSEL

do not care

Answer: do not care

MOE

do not care

✓ Answer: do not care

MWR

0

✓ Answer: 0

PCSEL

if Reg[Ra]==0 then 0 else 1

Answer: if Reg[Ra]==0 then 0 else 1

RA2SEL

do not care

Answer: do not care

WDSEL

1

✓ Answer: 1

WERF

1

✓ Answer: 1

Explanation
LOOP is essentially BNE(Ra,label,Rc) where the write back value isn't PC+4 but comes instead from the new adder unit, which computes A-1 without needing to use the B operand.

Submit

LE13.2.3 Broken WDSEL signals

0.0/1.0 point (ungraded)
The Beta executes the assembly program below starting at location 0 and stopping when it reaches the HALT() instruction. In the following two parts, please give the values in R0 and R1 after the Beta halts. Write the values in hex or write “CAN’T TELL” if the values cannot be determined.

```
. = 0
LD(R31, i, R0)
SHLC(R0, 2, R0)
LD(R0, a-4, R1)
HALT()
a: LONG(0xBA5EBA11)
   LONG(0xDEADBEEF)
   LONG(0xC0FFEE)
   LONG(0x8BADF00D)

i: LONG(3)
```

1. Please indicate the hex values found in R0 and R1 after executing the program above on a fully functioning Beta.

Contents of R0 (in hex): 0x

Contents of R1 (in hex): 0x

2. Please indicate the hex values found in R0 and R1 after executing the program above on a Beta where the WDSFI [1:0] signal is stuck at the value 1 i.e. 0b01

Discussion

Hide Discussion

Topic: 13. Building the Beta / LE13.2

Add a Post

Show all posts

by recent activity ▼

- | | |
|---|---|
| <input checked="" type="checkbox"/> <u>What does "#32" means?</u> | 4 |
| <u>In the diagram, do "OP1#32" and "OP#32" mean that the operations need to be 32 bits? Why does we need 32 bit op when we only...</u> | |
| <input checked="" type="checkbox"/> <u>LOOP</u> | 5 |
| <u>What're the locations of EA and TEMP, and how can we access all of these locations within one CLK cycle is it possible to use the A...</u> | |
| <input checked="" type="checkbox"/> <u>The value of i is first written into R0, this value is 32 = 0b100000</u> | 2 |
| <u>Why is it showing decimal and not hex when it is dealing with memory addresses? Took a while to figure this one out. Same thing in...</u> | |
| <input checked="" type="checkbox"/> <u>[STAFF]LE13.3.1 Not satisfied with the explanation</u> | 7 |
| <u>The explanation says RA2SEL is the only one needed before reading the operands from the Regfile. But according to the diagram gi...</u> | |
| <input checked="" type="checkbox"/> <u>LE13.2.2 - confused about carries</u> | 4 |
| <u>When OP1 = OP2 = 0, XB is always zero and the output is A for 0b000 (carry zero) and A+1 for 0b001 (carry set). When OP1 = OP2...</u> | |

[← Previous](#)

Next >

© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

News

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

Trademark Policy

[Idea Hub](#)

[Contact Us](#)

[Help Center](#)

[Security](#)

[Media Kit](#)



© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)