
Lecture Videos (39:19) | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX






6/27/24, 7:04 AM


shown at the end of the previous video. Please choose "do not care" if the value of control signal doesn't matter when executing the instruction.


(A) Move if zero





(B) Move constant if zero






LE13.2.2 A new ARITH unit!

0.7894736842105263/1.0 point (ungraded)

Ben Bitdiddle has proposed changing the adder unit of the Beta ALU as shown in the following diagram. His goal is to use the adder unit to compute more than just "A+B" and "A-B". The changes include one additional inverter and three additional 2-input NAND gates for each bit of the adder unit. The "x32" appearing inside the gate icons indicates that those gates are replicated 32 times to handle all 32 bits of incoming data.





 $OP[2:0] = 0b100 \quad A+B-1 \quad \checkmark \quad X$ $OP[2:0] = 0b101 \quad A-B \quad \checkmark \quad \checkmark$

OP[2:0] = 0b110 A-1

OP[2:0] = 0b111 A

To show off the capabilities of his new adder unit, Ben proposes adding a LOOP instruction which combines branching and decrementing in a single instruction. Ben's theory is that the SUB/BNE instructions that appear at the end of a FOR-loop can be combined into a single LOOP instruction. Here's his definition for LOOP:

```
Usage: LOOP(Ra, label, Rc)

Operation: literal = ((OFFSET(label) - OFFSET(current inst))/4) - 1

PC ← PC + 4

EA ← PC + 4*SEXT(literal)

tmp ← Reg[Ra]

Reg[Rc] ← Reg[Ra] - 1

if tmp != 0 then PC ← EA
```

The LOOP instruction behaves like a BNE in the sense that it branches if Reg[Ra] is not zero. But instead of saving the PC of the following instruction in Rc, Reg[Ra]-1 is stored in Rc instead. The destination of the branch is determined as for all branches: the literal field of the instruction is treated as a word offset, so it is sign-extended, multiplied by four and added to PC+4 to produce a new value for the PC. Usually Ra and Rc specify the same register.

Consider the following instruction sequence:

```
loop: ADD(R1,R2,R3)
LOOP(R4,loop,R4)
```

(B) Suppose R4 is initialized to 8 and then the two-instruction sequence shown above is executed.


How many times will the ADD instruction be executed?



What value is in R4 when "..." is finally executed? Give your answer as a decimal integer.

-1

(C) Fill in the table with the control signal settings needed to execute the LOOP instruction on a Beta that includes Ben's new adder unit. Please choose "do not care" if the value of control signal doesn't matter when executing LOOP.




6/27/24, 7:04 AM


LE13.2.3 Broken WDSEL signals (39:19) | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX

1.0/1.0 point (ungraded)


The Beta executes the assembly program below starting at location 0 and stopping when it reaches the HALT() instruction. In the following two parts, please give the values in R0 and R1 after the Beta halts. Write the values in hex or write "CAN'T TELL" if the values cannot be determined.



1. Please indicate the hex values found in R0 and R1 after executing the program above on a fully functioning Beta.



2. Please indicate the hex values found in R0 and R1 after executing the program above on a Beta where the WDSEL[1:0] signal is stuck at the value 1, i.e., 0b01.




Submit

Discussion Hide Discussion

Topic: 13. Building the Beta / LE13.2

Add a Post



6/27/24, 7:04 AM

When OP1 = OP2 = 0, XB is always zero after Niel on (3) LA3 for introduction of the control of t

Previous

Next >

© All Rights Reserved

4



edX

About

Affiliates

edX for Business

Open edX

<u>Careers</u>

News

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>