

<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>

☆ Course / 5. Sequential Logic / Lecture Videos (37:09)

()

Next >

LE5.3

 \square Bookmark this page

Calculator

5.0


1.7 + 1.7 + 1.6

Calculator Instructions

LE5.3.1 Sequential Logic Timing

2/3 points (ungraded)

You are given the sequential circuit and component specs shown below.



Explanation

For every path from one register to another, the following constraint must be met:


$$t_{clk} \geq t_{pd} + t_{pdL} + t_s$$

Where t_{pd} is the propagation delay of the registers, t_s is the setup time of the registers, t_{pdL} is the propagation delay of the logic between the registers, and t_{clk} is the clock period.

First look at the path from the left-most register to the right-most. The t_{pdL} for this section is twice the propagation delay of an inverter, so $t_{pdL}=2*1.7=3.4$. The propagation delay of the registers is 3.5ns and the setup time is 1.6ns. So the minimum clock period is 3.5+3.4+1.6=8.5.

Now look at the path from the right-most register back to the left-most. The t_{pdL} between these two registers is just the propagation delay of a NOR-2 gate, which is 1.9ns. So the minimum clock period for this section is 3.5+1.9+1.6=7.0.

Since there can be only one clock period, the minimum clock period for the whole circuit is the greater of the two minimum clock periods for each section. So the answer is 8.5ns.



Answer: 0.10000000000000003

Explanation

Consider all paths from a system input (e.g., RESET) to register inputs (e.g., D input of left register). For each path compute the sum of the propagation delays of combinational logic along that path plus the setup time of the register. The setup time of the system input is maximum sum over all the paths.

$t_{PD,NOR2} + t_{SETUP,REG} = 3.5 \mathrm{ns}$

Considering the same paths, compute the hold time of register minus the sum of the contamination delays along the path. The hold time of the system input is a maximum over all the paths.


 $t_{HOLD,REG} - t_{CD,NOR2} = 0.10000000000000003$ ns



Discussion

2/4

TOPIC. J. Sequential Logic / LES.S



© All Rights Reserved



edX

<u>About</u>

Affiliates

edX for Business

Open edX

<u>Careers</u>

News

Calculator

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>

Calculator