
Lecture Videos (39:19) | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX






6/25/24, 9:03 AM

shown at the end of the previous video. Please choose "do not care" if the value of control signal doesn't matter when executing the instruction.


(A) Move if zero

Usage: MVZ (Ra, Rb, Rc)
Operation: PC ← PC + 4
if Reg[Ra] == 0 then Reg[Rc] ← Reg[Rb]



(B) Move constant if zero


Usage: MVCZ (Ra, literal, Rc)
Operation: PC ← PC + 4
if Reg[Ra] == 0 then Reg[Rc] ← SEXT(literal)



LE13.2.2 A new ARITH unit!

0.7894736842105263/1 point (ungraded)

Ben Bitdiddle has proposed changing the adder unit of the Beta ALU as shown in the following diagram. His goal is to use the adder unit to compute more than just "A+B" and "A-B". The changes include one additional inverter and three additional 2-input NAND gates for each bit of the adder unit. The "x32" appearing inside the gate icons indicates that those gates are replicated 32 times to handle all 32 bits of incoming data.



6/25/24, 9:03 AM

OP[2.0] - 00001	A +1 ∨	✓ Answer: A+1
OP[2:0] = 0b010		Videos (39:19) 13. Building the Beta Computation Structures 2: Computer Architecture edX
01 [2:0] 00010	A+B 💙	✓ Answer: A+B
OP[2:0] = 0b011	A+B+1 ∨	✓ Answer: A+B+1
OP[2:0] = 0b100	A+B-1 ▽	X Answer: A-B-1
01 [2:0] 05100	A+B-1 →	Answer: A-B-1
OP[2:0] = 0b101	A-B ✓	✓ Answer: A-B
OP[2:0] = 0b110	A-1 🕶	✓ Answer: A-1
01 [2:0] - 00110	A-1 •	▼ Allswer. A-1
OP[2:0] = 0b111	Α 🗸	✓ Answer: A

Explanation

The key to this problem is figuring out the value for the adder's XB input, given different possibilities for OP[2:1]. Note that the NAND/NAND structure is just the Demorganized version of AND/OR. Recall that -B = (-B) + 1.

OP[2:1]	XB[i]	SUM (cin=0)	SUM (cin=1)
00	0	A+0	A+0+1
01	B[i]	A+B	A+B+1
10	~B[i] (inverse of B[i])	A-B-1	A–B
11	$1 = OR(B[i], \sim B[i])$	A-1	A-1+1

To show off the capabilities of his new adder unit, Ben proposes adding a LOOP instruction which combines branching and decrementing in a single instruction. Ben's theory is that the SUB/BNE instructions that appear at the end of a FOR-loop can be combined into a single LOOP instruction. Here's his definition for LOOP:

```
Usage: L00P(Ra, label, Rc)

Operation: literal = ((OFFSET(label) - OFFSET(current inst))/4) - 1

PC ← PC + 4

EA ← PC + 4*SEXT(literal)

tmp ← Reg[Ra]

Reg[Rc] ← Reg[Ra] - 1

if tmp != 0 then PC ← EA
```

The LOOP instruction behaves like a BNE in the sense that it branches if Reg[Ra] is not zero. But instead of saving the PC of the following instruction in Rc, Reg[Ra]-1 is stored in Rc instead. The destination of the branch is determined as for all branches: the literal field of the instruction is treated as a word offset, so it is sign-extended, multiplied by four and added to PC+4 to produce a new value for the PC. Usually Ra and Rc specify the same register.

Consider the following instruction sequence:

```
loop: ADD(R1,R2,R3)
LOOP(R4,loop,R4)
```

(B) Suppose R4 is initialized to 8 and then the two-instruction sequence shown above is executed.

How many times will the ADD instruction be executed? 9 ✓ Answer: 9

What value is in R4 when "..." is finally executed? Give your answer as a decimal integer.



Explanation

LOOP will branch as long as Reg[Ra] (before the decrement!) is non-zero. So it branches the first 8 times but

6/25/24, 9:03 AM

Executing LOOP. Lecture Videos (39:19) 13. Building the Beta Computation Structures 2: Computer Architecture edX				
ALUFN	adder unit: A - 1	✓ Answer: adder unit: A - 1		
ASEL	0	✓ Answer: 0		
BSEL	do not care	Answer: do not care		
MOE	do not care	✓ Answer: do not care		
MWR	0	✓ Answer: 0		
PCSEL	if Reg[Ra]==0 then 0 else 1 ➤	Answer: if Reg[Ra]==0 then 0 else 1		
RA2SEL	do not care	Answer: do not care		
WDSEL	1	r: 1		
WERF	1	✓ Answer: 1		

Explanation

LOOP is essentially BNE(Ra,label,Rc) where the write back value isn't PC+4 but comes instead from the new adder unit, which computes A-1 without needing to use the B operand.

Submit

LE13.2.3 Broken WDSEL signals


0.0/1.0 point (ungraded)

The Beta executes the assembly program below starting at location 0 and stopping when it reaches the HALT() instruction. In the following two parts, please give the values in R0 and R1 after the Beta halts. Write the values in hex or write "CAN'T TELL" if the values cannot be determined.

```
.=0
LD(R31, i, R0)
SHLC(R0, 2, R0)
LD(R0, a-4, R1)
HALT()
a: LONG(0xBA5EBA11)
LONG(0xDEADBEEF)
LONG(0xC0FFEE)
LONG(0x8BADF00D)

i: LONG(3)
```

1. Please indicate the hex values found in R0 and R1 after executing the program above on a fully functioning Beta.



2. Please indicate the hex values found in R0 and R1 after executing the program above on a Beta where the WDSFI [1:0] signal is stuck at the value 1 i.e. 0b01


Submit

Discussion

Topic: 13. Building the Beta / LE13.2

Hide Discussion

Add a Post



© All Rights Reserved



edX

<u>About</u>

<u>Affiliates</u>

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code
Privacy Policy
Accessibility Policy
Trademark Policy

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>