


<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>





Previous
Next >


LE6.4

 \square Bookmark this page

■ Calculator

LE6.4.1 Metastability in latches

5/6 points (ungraded)



Assume that we have made a transparent latch using a lenient 2-input MUX as shown above. The lenient MUX has a propagation delay of t_{PD} and a contamination delay of t_{CD} .

A certain sequence of inputs -- violating the dynamic discipline -- has caused the Q output to assume an invalid voltage. You have observed the voltage at Q at this value for an interval many times larger than t_{PD} , despite valid stable inputs at D and G during this interval.

For each of the following statements, please indicate either TRUE or FALSE, assuming you are observing an invalid Q output after this relatively long interval of valid D and G inputs.

(A) The G input mu	ust be 0.
--------------------	-----------

○ True			
False			

Explanation

×

A invalid output can only persist when the latch is in "memory mode", i.e., when G is 0. When G is 1, the latch is a simple combinational device which will produce a valid and stable output within t_{PD} of a transition on the D input.

(B) The D input must be 1.

~		
False		
True		
,-,		

Explanation

The metastable condition is caused by entering memory mode when Q is near the metastable voltage, which can happen on both a rising or falling transition on D.

(C) Setting and holding G=1 (while D remains valid and stable) will assure a stable value at Q after a delay of t_{PD}

•			
True			
False			
✓			

Explanation

As mentioned in the explanation for (A), when G is 1, the latch is a simple combinational device which will produce a valid and stable output within t_{PD} of a transition on the D input.

True		
False		
✓		
netastable again. If G Q.	nsition on G doesn't meet the latch's setup time, which may cause had been 1 for $2\cdot t_{PD}$ then the value at D would have been guara	nteed to be the value at
•	unchanged (stable and valid) for an interval of T seconds, the pro iis interval increases exponentially with T.	boability of a valid Q
True		
False		
✓		
F) Assuming the valid ogic level it is guarante	stable inputs remain at D and G, once Q leaves the metastable sta eed to have the same value as D.	ate and reaches a valid
(F) Assuming the valid ogic level it is guarante		ate and reaches a valid
F) Assuming the valid ogic level it is guaranted. True False Explanation A metastable latch can	eed to have the same value as D. n resolve to either of the two possible stable states, independently	
F) Assuming the valid ogic level it is guaranted. True False Explanation A metastable latch can	eed to have the same value as D.	
F) Assuming the valid ogic level it is guaranted. True False Explanation A metastable latch can Bascially, metastability Submit	eed to have the same value as D. n resolve to either of the two possible stable states, independently	
False True False Explanation A metastable latch can Bascially, metastability Submit Answers are displant	n resolve to either of the two possible stable states, independently causes the latch to "forget" the D input value.	
F) Assuming the valid ogic level it is guaranted. True False Explanation A metastable latch can Bascially, metastability Submit Answers are displaced.	n resolve to either of the two possible stable states, independently causes the latch to "forget" the D input value.	of the value of D.
F) Assuming the valid ogic level it is guaranted. True False Explanation A metastable latch can Bascially, metastability Submit Answers are displaced.	n resolve to either of the two possible stable states, independently causes the latch to "forget" the D input value.	of the value of D. Hide Discussion
True False True False A metastable latch can Bascially, metastability Submit Answers are displementation Topic: 6. Finite State Machines	n resolve to either of the two possible stable states, independently causes the latch to "forget" the D input value.	of the value of D. Hide Discussion Add a Post



edX

About

Affiliates

edX for Business

Open edX

Careers

News

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 粤ICP备17044299号-2