- Comparation Structures 2. Comparer Architecture

6/27/24, 7:31 AM Lecture Videos (39:19) | 13. Building the Beta | Computation Structures 2: Computer Architecture | edX

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u>

★ Course / 13. Building the Beta / Lecture Videos (39:19)





1/1 point (ungraded)

1. In a standard Beta implementation, suppose you could speed up the generation of a single control signal ("Control Logic" output) in order to increase the Beta's clock frequency. Which signal would you choose to generate faster?

#### Timing-critical Beta control signal:

RA2SEL Answer: RA2SEL

#### Explanation

RA2SEL is the only conrol signal that is needed *before* reading the operands from the RegFile.

2. In a standard unpipelined Beta implementation, Ben Bitdiddle proposes using the signal ID[30] (bit 30 of the current instruction) in place of RA2SEL as the select input to the mux that determines the value of the RA2 input to the register file. Will the modified Beta design still work correctly in *all* circumstances?



#### **Explanation**

The proposed change will always work because RA2SEL must be 0 for OP-class instructions and 1 for ST, but is a don't care for all other instructions. OP instructions have an opcode of the form 10xxxx and the opcode is stored in the top 6 bits of the instruction, so ID[30] = 0. The ST instruction has an opcode of the form 01xxxx so it has ID[30] = 1 as desired.


Submit


**1** Answers are displayed within the problem


### LE13.3.2 Better Beta?

#### 0.0/1.0 point (ungraded)

Ivan Idea, a brilliant exchange student from the Moscow Institute of Technology, has decided to simplify the Beta data paths by eliminating the branch offset adder and using the ALU to perform the necessary arithmetic. His revised datapath diagram is shown below. At the same time, he noticed he could eliminate the JT input to the PCSEL mux and use the new path from the ALU output to the PCSEL mux to deliver the JMP address to the PC logic. He has outsourced to you the task of updating the Control ROM table, filling in the row for the new CSEL control signal as well as filling in the columns for JMP, BNE, BEQ and LDR to ensure the Beta operates as before.







Instr	ALUFN	WERF	BSEL	WDSEL	MOE
ADD	A+B	1	0	1	-
ADDC	A+B	1	1	1	-
LD	A+B	1	1	2	1
ST	A+B	0	1	-	0
JMP	Select an option ➤	Select an option ➤	Select an option <b>→</b>	Select an option <b>→</b>	Select an option
BEQ	Select an option ➤	Select an option >	Select an option 🕶	Select an option 🕶	Select an option
BNE	Select an option >	Select an option ➤	Select an option 🕶	Select an option 🗸	Select an option
LDR	Select an option >	Select an option >	Select an option ~	Select an option >	Select an option
Submit					
	Previous		Next >		

© All Rights Reserved



## edX

<u>About</u>

**Affiliates** 

edX for Business

Open edX

<u>Careers</u>

**News** 

# Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

## **Connect**

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>