

<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>

☆ Course / 2. The Digital Abstraction / Tutorial Problems

()

Next >

Tutorial: Static Discipline

□ Bookmark this page


< Previous</pre>

■ Calculator

Static Discipline

3/3 points (ungraded)

Before CMOS came on the scene, the industry tried using NMOS logic where the pulldown network was made of NFETs, but the pullup was a simple resistor. The schematic for an RTL inverter is shown below, along with a plot of its voltage transfer characteristic (VTC) in a system with a 1V power supply, using NFETs with a 0.5V threshold.



Using the information from the VTC please determine the appropriate digital signaling specification, one that provides for positive noise margins of at least 0.25V. Assume that VOL has already been chosen to be 250mV. Please give a numeric answer to the nearest .05 volt.

Voltage value for V_{OL} (V): 0.25

Voltage value for V_{IL} (V): 0.5

Voltage value for V_{IH} (V): 0.75


Voltage value for V_{OH} (V):

Submit

Static Discipline

3/3 points (ungraded)

Consider a device whose voltage transfer characteristic is specified as a function of the supply voltage V as follows:



■ Calculator

0 .2V .4V .6V .8V V

Note that the device has a sharp (infinite gain) threshold at 0.5V.

Using this device as an inverter, if V_{OL} is chosen to be 0.2V, what value for V_{IH} will maximize the high noise margin? Please give a numeric answer to the nearest .1 volt. If it is impossible to tell, write "NONE".

 V_{IH} that maximizes high noise margin (V): 0.5

What is the maximum noise immunity that can be realized using this device as an inverter, with an appropriately chosen signaling specification? Please give a numeric answer to the nearest .1 volt. If it is impossible to tell, write "NONE".

Maximum noise immunity (V): 0.3

✓

Suppose manufacturing variations for the above device now allow the threshold voltage to vary between 0.4V and 0.6V, rather than always being 0.5V exactly. If the signaling specifications were adjusted to accommodate this variation, what would be the maximum possible noise immunity? Please give a numeric answer to the nearest .1 volt. If it is impossible to tell, write "NONE".


Adjusted maximum noise immunity (V): 0.2

Submit

Static Discipline

9/9 points (ungraded)

BioBits, a Cambridge startup, has discovered how to synthesize a tiny virus, VIR1, which can be used as a single-input, single-output electronic component. They have observed the following voltage transfer relationship for their VIR1 component:



BioBits proposes to use this device as an inverter in a system where signal voltages may vary between 0 (ground) and the 5V supply voltage.

(A) Give values of V_{OL} , V_{IL} , V_{IH} , and V_{OH} which yield at least 1-volt noise margins when this device is used as an inverter. Please give a numeric answer to the nearest .05 volt.

V_{OL}: 0.5 ✓


V_{IL}: 2 ✓

V_{IH}: 3 ✓

⊞ Calculator

V_{OH} :	4				~
------------	---	--	--	--	---

(B) A related virus, VIR2, yields precisely the same voltage transfer curve as VIR1, except that its behavior is completely unpredictable for V_{in} between 2 and 3 volts. Not only do individual VIR2 devices differ within this range, but each VIR2 device seems to produce a different, random output between 0 and 5 volts when given V_{in} between 2 and 3 volts. Can the VIR2 device also be used as an inverter, with 1-volt noise margins?



(C) [NOTE: This question is a bit tricky. Don't work on this part until you're happy with your other answers!] Noise immunity is defined as the smaller of the two noise margins. Give values of V_{OL} , V_{IL} , V_{IH} , and V_{OH} which achieve the highest noise immunity you can manage for the VIR1 device used as an inverter. Please give a numeric answer to the nearest .1 volt.






Submit

Static Discipline

5 points possible (ungraded)

A group of scientists have colonized Triton and are building combinational logic devices using a three- value or ternary logic system, rather than the 2-value (0 and 1) logic we use in 6.004. The three logic levels are designated X, Y, and Z; logic circuits on Triton represent each such logic value as a voltage between 0 and 9 volts, using the following convention for mapping voltages to logic levels, noise margins, or forbidden zones:



The boxes with bold diagonal lines correspond to the forbidden zones.

(A) What is the noise immunity of this representation scheme? Recall that noise immunity is defined as the smallest of the noise margins.

Noise immunity of Triton logic (V):

⊞ Calculator


We've seen that there are 16 2-input Boolean functions using binary (2-valued) logic.

(B) How many ternary functions are there of two (ternary) inputs? You may answer with a number or a simple formula (you can use X Y).

Number of 2-input ternary functions:

In lecture, we observed that the voltage transfer curve for a 1-input, 1-output device that obeys the static discipline in our standard 2-value logic must not go through either of two disallowed regions of the Vout-Vin plane.


For the following questions, you may want to use graph paper to sketch regions disallowed by the above ternary logic convention, for your use in answering subsequent questions. Alternatively, you can print the following graph and sketch on it.



(C) How many regions are disallowed for 1-input, 1-output ternary devices which obey the static discipline?

Number of regions to avoid:

Three electronic devices which are easy to manufacture from readily available elements on Triton have the following voltage transfer curves.



(D) Which of the above devices constitutes a valid ternary combinational device, using the voltage representation conventions given above? Select all that apply.


Device A			
Device B			
Device C			


A ternary buffer is a 1-input 1-output ternary combinational device (obeying the static discipline dictated by above voltage representation conventions) whose output settles, after a propagation delay, to the ternary k


value applied at its input. A truth table for a ternary buffer is shown below.

IN	OUT
Χ	X
Υ	Υ
Z	Z

(E) Which of the following voltage transfer curves constitutes a valid ternary buffer using the above truth table and ternary logic representation conventions.







Submit

Discussion

Topic: 2. The Digital Abstraction / Tutorial : Static Discipline

Hide Discussion

Add a Post

Show all posts by recent activity

Regions to Avoid

Regions to Avoid

Maximizing noise immunity

Calculator

ЭАМ	So I understand that when maximizing noise immunity for an inverter, you're limited by the fact that you still need valid high inputs t	7			
G	Regarding Static discipline Part A n the last question of part A when we are pushing Vil and Vih to forbidden region to maximise noise immunity , I can see that Vil ca				
•	purpose of forbidden zone? In question 2, the device has a sharp (infinite gain) threshold at 0.5V. Since there is no forbidden zone between VIH and VIL, does t				
,	Static Discipline - Question C Combinational devices should exhibit a gain higher than 1; Isn't it? The VTC for device B doesn't seam to follow this rule. Any clarifi	3			
6	Static Discipline - question b I still don't understand question B. By my reasoning, there are nine possible inputs (00,01,11,10,02,22,20,12,21). Any of these could yi	4			
•	static discipline - Question B The answer says: Using two input ternary (3) logic, there are 3^2=9 possible input combinations. Am I thinking correct in this way:	2			
	<pre>< Previous</pre>				

© All Rights Reserved



edX

<u>About</u>

Affiliates

edX for Business

<u>Open edX</u>

<u>Careers</u>

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit

















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>