6.004.2x Courseware | edX 28/06/24, 11:01

For all Beta related questions, you should make use of the <u>Beta documentation</u>, the <u>Beta Instruction Summary</u>, and the <u>Beta Diagram</u>.

## Beta ISA: 1

4/4 points (ungraded)
In this problem, you will consider a number of plausible hardware faults in an otherwise working Beta processor. Each of the faults involves changing a particular output of the control logic to some new (incorrect) constant value. In each case, you are to evaluate the impact of the fault on each of the following Beta instructions:

```
I1: ST(R0, 0x100, R1)
I2: JMP(LP, R31)
I3: BEQ(R31, .+4, R0)
I4: SUB(R1, R0, R0)
```

eac PC	n of the values)	following faults, identify which (if any) of the above instructions will fail to work properly – that is, if the fault might effect the processor state (register after the execution of the instruction. Be careful: some of these are tricky!
1.	ALUFN	stuck at code for "-" (32-bit SUBTRACT) instruction(s) fail? Select all that apply.
	₩ IIICII	Institution(s) rain: select an that apply.
		12
		13
		14
		None
2.		EL stuck at 1 instruction(s) fail? Select all that apply.
		п
		12
		13
		14
	V	None
3.		stuck at 0 instruction(s) fail? Select all that apply.
		12
	<b>✓</b>	13
	<b>✓</b>	14
		None
4.		stuck at code 0 instruction(s) fail? Select all that apply.
	V	m.
		12
		13
		14
		None
	*	
Suk	mit	
a I	SA: 2	
0 po keti	ints (un ng has	graded) asked for the following instructions to be added to an Extended Beta instruction set, for implementation on a Beta as implemented in Lecture and in the
R	<b>2(Rx, I</b> eg[Rx] eg[Ry]	<b>←</b> 0

## Bet

```
CLI
        PC ← PC + 4
\begin{array}{ll} \mbox{NOR}(\mbox{Rx}, \mbox{Ry}, \mbox{Rz}) & // \mbox{ Bitwise NOR: } \mbox{Rz}[\mbox{I}] = \mbox{NOR}(\mbox{Rx}[\mbox{i}], \mbox{ Ry}[\mbox{i}]) \\ \mbox{Reg}[\mbox{Rz}] \leftarrow \mbox{ Bitwise NOR of } \mbox{Reg}[\mbox{Rx}], \mbox{ Reg}[\mbox{Ry}] \\ \mbox{PC} \leftarrow \mbox{PC} + 4 \end{array}
```

28/06/24, 11:01 6.004.2x Courseware | edX

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know which if any of the above can be implemented as a **single instruction** in the **existing Beta simply by changing the control ROM**.

Your job is to decide which of the above instructions can be implemented on the existing Beta, making appropriate choices for Rx and Ry, and to specify control signals that implement those instructions.

For each instruction select the appropriate values for the control signals in the table below. Select "None" for all entries in a row if the instruction cannot be implemented using the existing Beta datapath. Select "--" to indicate a "don't care" value for a control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MWR	RA2SEL	PCSEL	ASEL	WASEL
CLEAR2	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$
CLEARZ	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE	✓ Answer: NONE
NOR	100001 \$	1 \$	0 \$	1 💠	- +	0 \$	0 \$	0 \$	0 \$	0 \$
NOR	✓ Answer: 100001	✓ Answer: 1	✓ Answer: 0	✓ Answer: 1	✓ Answer: -	✓ Answer: 0				
LDRADR	Α \$	1 \$	- \$	1 \$	- +	0 \$	- +	0 \$	1 \$	0 \$
LDRADK	✓ Answer: A	✓ Answer: 1	✓ Answer: -	✓ Answer: 1	✓ Answer: -	✓ Answer: 0	✓ Answer: -	✓ Answer: 0	✓ Answer: 1	✓ Answer: 0
LDINCR	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE \$	NONE <b>♦</b>	NONE \$	NONE \$	NONE \$
LDINCK	Answer: NONE	Answer: NONE	✓ Answer: NONE	Answer: NONE	✓ Answer: NONE	Answer: NONE	✓ Answer: NONE	Answer: NONE	Answer: NONE	✓ Answer: NONE

Explanation

CLEAR2: Can't be implemented because you cannot write to two registers at the same time.

NOR: Set up the boolean operators so that they execute a NOR function. This is done by setting the two most significant bits of ALUFN to 10 to specify that its a boolean operators so then setting the remaining four bits so that they perform the NOR function which returns 1 only when both inputs are 0. Since the encoding of the bottom 4 bits of ALUFN is abod where a corresponds to both inputs being 0, then setting abod to 0001 results in a NOR function being implemented. So the 6 bit ALUFN is 100001. The remaining control signals follow the pattern of all other basic ALU operations (e.g., AND).

LDRADR: Making ASEL=1 provides PC+4+4\*SEXT(C). BSEL is a don't care because the ALUFN just uses the A input. WDSEL=1 takes the ALU output as the input to the register file. This means that MOE can be a don't care. WERF=1 allows us to write to the register file. PCSEL=0 makes PC=PC+4.

LDINCR: Can't be implemented because the ALU is already in use to compute the memory read address and therefore cannot be used for the increment by 1 operation.

operation.	
Submit	
• Answers are displayed v	vithin the problem
Beta ISA: 3  1 point possible (ungraded) You modify a working BETA b	y connecting the <b>JT</b> input to the PCSEL MUX to the constant 0, rather than to its proper logic. Which instructions, if any, are effected by
this change? Instruction(s) effected (sele	ect all that apply):
BNE	
JMP	
ADD	
ST	
None	
Submit	
Beta ISA: 4  3 points possible (ungraded) For the Beta instruction sequ	ence shown below, indicate the values of the specified quantities after the sequence has been executed.
.=0	
CMOVE(0x6000, SP) PUSH(SP) HALT()	
Value left in SP (HEX): 0x	
Value pushed onto stack (H	:A): UX
Value of WDSEL control sign	al during CMOVE execution: 0x:
Submit	
Beta ISA: 5  11 points possible (ungraded)	
	equire swapping data in two memory locations. The following assembly code swaps the contents of two words in memory, with 1:
LD(R0, 0, R2) LD(R1, 0, R3)	
ST(R2, 0, R1) ST(R3, 0, R0)	

1. Suppose we add a SWAP instruction to the Beta. SWAP swaps the contents of a register and a memory location:

// Swap register contents with memory

SWAP(Ra, literal, Rc)

6.004.2x Courseware | edX 28/06/24, 11:01

	of the following pieces of code is a valid rewrite	e of the code above?						
0	LD(R1, 0, R2) SWAP(R1, 0, R2) ST(R2, 0, R0)							
0	LD(R0, 0, R2) SWAP(R1, 0, R2)							
	ST(R2, 0, R0)							
0	LD(R0, 0, R2) SWAP(R1, 0, R2) ST(R2, 0, R1)							
0	SWAP(RØ, Ø, R1)							
data m	e implement the SWAP instruction using the unpipe emory has combinational reads, and writes are cle Either fill in the control signals below, or select NC	ocked, happening at the end of the cy	cle. Also assume that the men	hat, in the unpipelined on	datapath, the ata when			
nstr		Select an option \$\displays \text{Select an op}	MOE tion \$ Select an option \$	MWR Select an option	RA2SEL Select an option	PCSEL Select an option	ASEL Select an option	WASE Select
ossible at" fau n opco	(ungraded) ult happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution L stuck-at logic "0"			stuck-at faults there is a	a list of			
ossible at" fau on opco	(ungraded) ult happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution			stuck-at faults there is a	b list of			
RA2SE	(ungraded) ult happens when a signal is shorted to VDD or GN odes – please select the opcodes whose executior L stuck-at logic "0"			stuck-at faults there is a	a list of			
rossible -at" fau on opco	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose executior  L stuck-at logic "0"  ADD  ADDC  LD			stuck-at faults there is a	a list of			
cossible cat" fau on opco	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD			stuck-at faults there is a	a list of			
ossible at factor open	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST			stuck-at faults there is a	a list of			
ossible at" fau on open open open open open open open o	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ			stuck-at faults there is a	a list of			
ossible art" fat an opcor	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE			stuck-at faults there is a	a list of			
ossible at factor open at the fa	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ			stuck-at faults there is a	a list of			
cossible ear" fau ann operation oper	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR			stuck-at faults there is a	a list of			
ossible at" fau and possible at at "fau and possible at "fau and possible at "fau and possible at a an	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR			stuck-at faults there is a	a list of			
possible at" fau and possible at "fau and possible	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odds – please select the opcodes whose execution L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop			stuck-at faults there is a	a list of			
possible at" fau and possible at "fau and possible	(ungraded)  Ilt happens when a signal is shorted to VDD or GN odes – please select the opcodes whose execution  L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop  stuck-at logic "1"  ADD  ADDC			stuck-at faults there is a	a list of			
ossible at" fau on operation of the control of the	(ungraded)  Ilt happens when a signal is shorted to VDD or GN oddes – please select the opcodes whose execution L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop  stuck-at logic "1"  ADD  ADDC			stuck-at faults there is a				
sossible at factor of the fact	(ungraded)  Ilt happens when a signal is shorted to VDD or GN oddes – please select the opcodes whose execution L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop  stuck-at logic "1"  ADD  ADDC			stuck-at faults there is a				
ossible at factor of the facto	(ungraded)  Ilt happens when a signal is shorted to VDD or GN ordes – please select the opcodes whose execution L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop  stuck-at logic "1"  ADD  ADDC  LD  ST  JMP  ST  JMP  ADD  ADDC  LDR  Illop  ST  JMP  ADD  ADDC  LD  ST  JMP  ADD  ADDC  LD  ST  JMP  ADD  ADDC			stuck-at faults there is a	a list of			
RAZSE	(ungraded)  Ilt happens when a signal is shorted to VDD or GN ordes – please select the opcodes whose execution L stuck-at logic "0"  ADD  ADDC  LD  ST  JMP  BEQ  BNE  LDR  Illop  stuck-at logic "1"  ADD  ADDC  LD  ST  JMP  ST  JMP  ADD  ADDC  LDR  Illop  ST  JMP  ADD  ADDC  LD  ST  JMP  ADD  ADDC  LD  ST  JMP  ADD  ADDC			stuck-at faults there is a	a list of			

6.004.2x Cours	seware   edX	28/06/24, 11:01
	ADDC	
	□ гр	
	ST	
	JMР	
	BEQ	
	BNE	

4. WERF stuck-at logic "1"

LDR Illop

	ADD
	ADDC
0	LD
	ST
	JMP
	BEQ
	BNE
	LDR
	Illop

Submit

## Beta ISA: 7

6 points possible (ungraded)
Your summer internship involves adding new instructions to the Beta processor. You're given a list of proposed new Beta instructions, each of which is to perform a given operation during the **single clock cycle** in which the instruction executes. You decide to sort the proposals into four classes:

- Macro: those instructions that can be implemented on a stock Beta, simply by defining an appropriate macro;
- CTL: those that can be implemented on a stock Beta, by defining an appropriate macro and making appropriate changes to the control ROM;
- $\bullet \ \ HW: those instructions that require hardware changes beyond reprogramming the control ROM.$
- None: The instruction as described can't be implemented, even with hardware changes.

For

ach	of the	following descriptions, identify which of the above categories the instruction falls into.
1	ADD37	(r) which adds 37 to the contents of specified register r.
	0	Macro
	0	сть
	0	Hardware
	0	None
2. :	ZERO2	(rx,ry) which sets the contents of both registers rx and ry to zero.
	0	Macro
	0	сть
	0	Hardware
	0	None
3.	GETPC	(rx) which sets the contents of register rx to the address of the following instruction.
	0	Macro
	0	СТЬ

0	CTL
0	Hardware
0	None
GETA	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc.

O Macro		
_		

6.004.2x Courseware | edX 28/06/24, 11:01

	CTL								
0	Hardware								
0	None								
	MZERO(rx,ry) which sets the co	entents of register ry to the	1 if the main memory lo	cation whose address	is in register rx conta	ns zero, else ry is set to 0.			
6									
0	Hardware								
6									
e pitoi	LEAR(rx,ry) which clears (sets to	a ware) the hite of register :	ry for which the correspon	anding hits of my house	the value 1, other bite	of my are left unahanged			
0. BITC		o zeroj tile bits of register i	ry for which the corresp	onding bits of 1x have	the value 1, other bits	or ry are left unchanged.			
0	CTL								
0	Hardware								
0	None								
Submit									
Beta ISA: 8	3								
10 points possib Marketing has	ole (ungraded) s asked for the following instruct	ion to be added to an Exte	ended Beta instruction s	et, for implementation	n on an unpipelined Be	ta.			
BGT(Rx, Ry,	, <b>C )</b> 4+4*SEXT(C)								
If Reg[Rx else PC +	x] > Reg[Ry] then PC + EA								
The Marketing	g people don't care about details nplemented as a <b>single instruct</b> i	of instruction coding (e.g.	, which fields are used	to encode Rx and Ry	in the above description	ons), but want to know if			
the table belo	w. Otherwise, select NONE for e	ach control signal. Use "-"	to indicate a "don't care	e" value for a control s	signal.				
BGT Select	werr  t an option \$\displays \text{Select an option}\$	BSEL on \$ Select an option	wdsel Select an option	MOE Select an option	MWR on \$ Select an op	RA2SEL ion \$ Select an option \$	PCSEL Select an option \$	ASEL Select an option \$	Select an option
	_		-					-	
Submit									
Discussion						Hide Discussion			
Topic: 13. Build	ding the Beta / Tutorial: Beta ISA					Add a Post			
Show all pos									
_	sts 🔷 🛊					by recent activity \$			
■ Beta IS	SA 6 part C	select) stuck-at logic "O" ma	akes it impossible to set W	VDSEL = 2 which is regul	uired for any type of loa	5			
<u>"WDSEI</u>		select) stuck-at logic "0": ma	akes it impossible to set V	VDSEL = 2 which is requ	uired for any type of loa	d operation. So LD			
"WDSEI	SA 6. part C L(1) (high-order bit of WDSEL mux a Beta ISA: 2 t able to understand the explanatio					d operation. So LD			
"WDSEI  NOR in lam not	SA 6 part C L(1) (high-order bit of WDSEL mux n Beta ISA: 2	n provided for NOR function	to be implemented with A	LU. I am just clueless a	s to what is it trying to s	d operation. So LD 5 ay in the explanati 5			
"WDSEI  NOR in lam not Tip for (This pr	SA 6 part C L[1]_(high-order bit of WDSEL mux 1 Beta ISA : 2 t able to understand the explanatio	n.provided for NOR function prowser, but it works in Chron Why not 'macro'?	to be implemented with A	LU. I am just clueless a	s to what is it trying to s	d operation. So LD 5 ay in the explanati 5 nating TAB and EN 2			
"WDSEI NOR in lam not Import (This pr TP 7.D Imight) ISTAFF	SA 6 part C L(1], (high-order bit of WDSEL mux.  1 Beta ISA: 2 t able to understand the explanatio  entering NONEs en masse obably doesn't work on every OS/b  - Beta ISA - GETADR(lox, Rx)	n provided for NOR function prowser, but it works in Chron Why not 'macro'? ut I believe this instruction: G	to be implemented with A me on Windows) Click the SETADR(loc, rx) can be rer	LU. I am just clueless a first field, then hit the I	s to what is it trying to s  END key, and keep alter  o: CMOVE(loc, rx) giver	d operation. So LD  5 ay in the explanati  5 nating TAB and EN  2 that loc is simply  3			