

<u>Help</u>





<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u> <u>Course Notes</u>

★ Course / Assignment 3 (due Oct 31) / Lab 3: FSMs

()

Next >

FSM implementation

 \square Bookmark this page

< Previous</pre>


■ Calculator

Lab due Oct 31, 2016 21:59 -02 Past due

FSM implementation

0.0/2.0 points (graded)

A possible implementation of a finite state machine with two inputs and one output is shown below.



1. If the register is 5 bits wide (i.e., k = 5) what is the appropriate size of the ROM? Give the number of locations and the number of bits in each location.

Number of locations: 128 Answer: 128

Number of bits in each location: 6 Answer: 6

2. If the register is 5 bits wide what is the maximum number of states in an FSM implemented using this circuit?

Maximum number of states? 32 Answer: 32

3. What is the smallest possible value for the ROM's contamination delay that still ensures the necessary timing specifications are met?

Smallest possible value for $oldsymbol{t_{CD}}$ (in ns): 1.7 Answer: 0.7

4. Assume that the ROM's $t_{CD}=3\mathrm{ns}$. What is the shortest possible clock period that still ensures that the necessary timing specifications are met?

Smallest clock period (in ns): 12.5 Answer: 12.5

Submit

Discussion

Topic: Assignment 3 (due Oct 31) / FSM implementation

Hide Discussion

Add a Post


≺ All Posts

FSM implementation Q1.B

question posted 7 years ago by anonymous

1.B) Number of bits in each location: N if the number of locations in memory are 2^N. But the grading system is showing wrong for N. Could you please check the answer for this question in grading system?.





© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

News

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

Trademark Policy

<u>Sitemap</u>

Cookie Policy

Your Privacy Choices

Connect

<u>Idea Hub</u>

Contact Us

Help Center

<u>Security</u>

Media Kit















© 2024 edX LLC. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>