





5V to 3V3 and 1V1





Set RP to DBG/PRG mode




Delay for TXU's to stay High imp while RP boots




Input Voltage Reference




Level Translators Inputs




Level Translators Trigger Inputs




Memory 64Mbit x 4




MCU RP2354B




Keeping mem oe pin high



Debug port



For ease of access to short



Suppress transmission line reflection

