
(a) Negative-Level Latch Dual-Rail ICG Schematic
clk_gate_en
D Latch
(Negative Lvl
Transparent)
latch_en
AND
gated_clk
(Clocks both
WC & WS Regs)
clk
(b) Glitch-Free Clock Gating Waveform
clk
enable
latch_en
gated_clk
Clock Distribution Gated
(Dynamic Power = 0)