Figure 1: Top-Level Flexible DSP Accelerator Architecture