
Figure 6: Behavioral RTL Simulation Waveform (Templates T1 - T5 & Clock Gating)
T1: 25*(100+50)+10
T2: 15*(150-30)+5
T3: 30*12+(60+40)
T4: 20*8+(150-50)
T5: 45*16
CLK GATED (en=0)
clk
rst_n
clk_gate_en
template_sel
T1 (1)
T2 (2)
T3 (3)
T4 (4)
T5 (5)
Gated
a_in
25
15
30
20
45
99
xc_in / yc_in
50 / 30
100 / 50
30 / 30
100 / 50
0 / 0
99 / 0
wc_out_result
CS Result 1
CS Result 2
CS Result 3
CS Result 4
CS Result 5
CS Result 6
bin_out
3760
1805
460
260
720
Frozen: 720
8
6
4
2
0
15ns
30ns
45ns
60ns
75ns
90ns
105ns