



Design Rule Verification Report

Date:	15-07-2026	Warnings:	0
Time:	12:23:43	Rule Violations:	0
Elapsed Time:	00:00:01	PCB Health Issues:	0
Filename:	C:\Users\vivek\Documents\Altium-PCB-Designs\Smart-Home-Control-PCB\PCB\PCB.PcbDoc		

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=5.25mil) (Disabled)(All),(All)	0
Clearance Constraint (Gap=10mil) (Disabled)(All),(All)	0
Short-Circuit Constraint (Allowed=No) (Disabled)(All),(All)	0
Un-Routed Net Constraint ((Disabled)(All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)	0
Hole Size Constraint (Min=1mil) (Max=100mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (Disabled)(All),(All)	0
Minimum Solder Mask Sliver (Gap=10mil) (Disabled)(All),(All)	0
Silk To Solder Mask (Clearance=10mil) (Disabled)(IsPad),(All)	0
Silk To Solder Mask (Clearance=10mil) (Disabled)(IsPad),(All)	0

Silk to Silk (Clearance=10mil)_(All),(All)	0
Net Antennae (Tolerance=0mil)_(Disabled)(All)	0
Height Constraint (Min=0mil)_(Max=1000mil)_(Prefered=500mil)_(All)	0
Total	0

PCB Health Issues**Count****Total 0**