


2-Bit Adder



Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager


SIMULATION - Behavioral Simulation - Functional - sim_1 - two_bit_adder

full_adder.v x two_bit_adder.v * half_adder_behav.wcfg x

D:/Soft/Xilinx/vivado save files/Homework/Homework.srscs/sources_1/new/two_bit_adder.v

```
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module two_bit_adder(input clr,[1:0]x, [1:0]y, output [2:0]z );
24
25     half_adder hf1(clr,x[0],y[0],z[0],w1);
26     full_adder f11(clr,x[1],y[1],w1,z[1],z[2]);
27
28 endmodule
29
```

Tcl Console Messages Log



1 us

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design


IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

SIMULATION - Behavioral Simulation - Functional - sim_1 - two_bit_adder





Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS


- Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
 - Open Dataflow Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

ELABORATED DESIGN - xc7a35tcpg236-1



Flow Navigator

SYNTHESIZED DESIGN - xc7a35tcpg236-1

Schematic

Open Dataflow Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

Constraints Wizard

Edit Timing Constraints

Set Up Debug

Report Timing Summary

Report Clock Networks

Report Clock Interaction

Report Methodology

Report DRC

Report Noise

Report Utilization

Report Power

Schematic

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager


Sources

Netlist

Properties

Project Summary x Device x full_adder.v x two_bit_adder.v x Schematic x

11 Cells 8 I/O Ports 16 Nets



Tcl Console

Messages

Log

Reports

Design Runs