EE 316 Lab 5.1 Cover Sheet

Name: Vivian Tan

EID: vyt73

Section: 16050

Design Problem: 10.6

Attachment checklist:


- 1. Coversheet for Lab 5.1
- 2. Preparatory Questions & Answers
- 3. State graph and table, K-maps, and equations (by hand)
- 4. Printout of state table and verification window (*Print All* command in LogicAid)
 - 5-1. A state assignment (by hand)
 - 5-2. Printout of two different state assignments (5-1 and another) in LogicAid
 - 6. Transition table determined from the SimUaid simulation (by hand)
 - 7. Output sequences for Z under two different input sequences
 - 8. Printout of waveforms in landscape mode (scaled to 20ns/div)
 - 9. Printout of SimUAid circuit (with minimum no. of gates) (Before submission, you should save/remember all your Lab 5.1 work for Lab 6.2)

Signatures of the TA:

2. Preparatory Questions & Answers

Preparatory Questions of Lab 5

- a. The graph given below represents a timing diagram for a Mealy sequential circuit. Assume that the flip-flops in the circuit are D flip-flops which change state on the rising edge of the clock pulse.
 - Circle the points on the state axis at which the flip-flops could change state.
 - Circle the points on the Z axis at which Z could change.
 - A "false" output can occur after the flip-flops have changed state but before the input X has changed to the next value. Shade the spaces on the Z part of the diagram during which false outputs could occur.




When using the simulator, a switch will be used to generate the clock pulse. In the laboratory, a push-button will be used. When the button is depressed, the clock goes to 1, and when it is released, the clock goes to 0. Answer the following questions, keeping in mind that the flip-flops we are using trigger on the rising edge of the clock pulse:

- b. Will the flip-flops change state when the clock switch is changed from 0 to 1, or from 1 to 0?
- c. Will the output of the above Mealy circuit always be correct after the clock switch goes from 0 to 1?


Alo Explain: the state can change before the input, resulting in a Portic output


- e. Should you read the output for the first time before or after the first rising edge of the clock pulse? _bellowe
- f. On the above timing diagram, draw arrows to indicate the times to read the Z output.
- g. For a Mealy circuit, which of the two sequences given below will give the correct output:
 - A: 1. Set the input value
 - 2. Clock the circuit
 - 3. Read the output
 - B: 1. Set the input value
 - 2. Read the output
 - 3. Clock the circuit

3. State graph and table, K-maps, and equations (by hand)



Preson t		Next State x=0 x=1		Out put X=0 X = 1	
So	S ₄ S ₂	S ₁	0	6	1
s _i s _z	\$5 52	5 ₃	0	0	
55 54 55	S ₅	\$ ₁ \$ ₅	0	9	
	1	- 5			\





4. Printout of state table and verification window (*Print All* command in LogicAid)

```
LogicAid, 2nd Ed.
                        Name: Vivian
                                                               Modified: 04/06/16 18:30:55
*** State Table: State Table2
                                                                                     Page 1
             OUTPUTS* INPUT-VARS
PS NS
     0 1
             0 1
                        X1
s0
    s4 s1
              0 0
   s2 s1
            0 0
s1
s2
    s5 s3
             0 0
    s2 s1
s3
             1 0
           0 0
s4
   s5 s5
    s5 s1
s5
* Z1
*** Output: State Table2 C
Test State Table Title:
Solution State Table Title: C:\Users\Vivian\Documents\UT\Spring 2016\EE
316\Labs\Lab5\LogicCheckers\16-6.aid
     ***** Correct State Table *****
```

5-1. A state assignment (by hand)

Presont	Next State	Out put		
	x=0	X=0	× = /	
50 000	S4 100 S1 601	0	6	T
51 001	Sz 610 S1 001	0	0	
52 010	55 101 53 011	0	0	
53 011	52 010 5, 001	Į.	O	
54 100	S5 101 S1 001	0	0	
55 101	55 101 55 101	6	0	
	\			`

5-2. Printout of two different state assignments (5-1 and another) in LogicAid

```
LogicAid, 2nd Ed.
                         Name: Vivian
                                                              Modified: 04/06/16 19:56:37
*** State Table: State Table10
                                                                                   Page 1
ASSIGN PS NS
                      OUTPUTs* INPUT-VARs
             0 1
                      0 1
                                 X1
        s0 s4 s1
s1 s2 s1
001
                      0 0
        s2 s5 s3
                      0 0
010
        s3 s2 s1
s4 s5 s1
s5 s5 s5
011
101
* Z1
*** Output: State Table10 0
     Simplification Routine: PI Chart
D(Q1) = X1'Q3' + Q1 Q3
     Input Cost = 6
                            Gate Cost = 3
D(Q2) = X1'Q1'Q3 + X1 Q2 Q3'
     Input Cost = 8
                             Gate Cost = 3
D(Q3) = X1 + Q2 Q3' + Q1
     Input Cost = 5
                             Gate Cost = 2
Z1 = X1'Q2 Q3
     Input Cost = 3
                            Gate Cost = 1
      ***Total Input Cost = 22***
      ***Total Gate Cost = 9***
*** Output: State Table10 C
Test State Table Title:
     Solution State Table Title: C:\Users\Vivian\Documents\UT\Spring 2016\EE
316\Labs\Lab5\LogicCheckers\16-6.aid
     ***** Correct State Table *****
```

```
LogicAid, 2nd Ed.
                          Name: Vivian
                                                                   Modified: 04/06/16 19:48:48
*** State_Table: State_Table2
ASSIGN PS NS OUTPUTs* INPUT-VARs
               0 1 0 1 X1
      s0 s4 s1
s1 s2 s1
s2 s5 s3
s3 s2 s1
s4 s5 s1
s5 s5 s5
* Z1
*** Output: State Table2 O
     Simplification Routine: PI Chart
D(Q1) = X1'Q3 + X1'Q1 + X1'Q2 + Q1 Q3
     Input Cost = 12
                                 Gate Cost = 5
D(Q2) = X1'Q1'Q2'Q3' + X1 Q1 Q3'
     Input Cost = 9
                                  Gate Cost = 3
D(Q3) = Q2 Q3 + X1 Q1' + X1'Q2'Q3' + Q1 Q3
     Input Cost = 13
                                 Gate Cost = 5
Z1 = X1'Q2 Q3'
     Input Cost = 3
                                Gate Cost = 1
      ***Total Input Cost = 37***
***Total Gate Cost = 14***
*** Output: State Table2 C
Test State Table Title:
Solution State Table Title: C:\Users\Vivian\Documents\UT\Spring 2016\EE
316\Labs\Labs\LogicCheckers\16-6.aid
     ***** Correct State Table *****
```


6. Transition table determined from the SimUaid simulation (by hand)

Present	Next		Output		1
•	X = 0	X= 1	K=0	× = [
000	100	001	0	0	
001	010	001	0	D	1
010	101	011	0	0	
011	010	00 ((0	
100	101	00	0	0	
10 (101	10 (0	0	


7. Output sequences for Z under two different input sequences

- (2)X = 0101010101010 Z = 0000101010000
 - 8. Printout of waveforms in landscape mode (scaled to 20ns/div)

(1)







9. Printout of SimUAid circuit (with minimum no. of gates)

(Before submission, you should save/remember all your Lab 5.1 work for Lab 6.2)

